MC68HC908LK24 MOTOROLA [Motorola, Inc], MC68HC908LK24 Datasheet - Page 167

no-image

MC68HC908LK24

Manufacturer Part Number
MC68HC908LK24
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908LK24CFQ
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908LK24CFQ
Manufacturer:
FRE/MOT
Quantity:
20 000
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE Semiconductor
Quantity:
489
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MC68HC908LK24CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
168
Part Number:
MC68HC908LK24CPK
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
10.4.1 Entering Monitor Mode
MC68HC908LJ24/LK24 — Rev. 2
MOTOROLA
Table 10-1
specified in the table, monitor mode may be entered after a POR and will
allow communication at 9600 baud provided one of the following sets of
conditions is met:
If V
(above condition set 1), the bus frequency is a divide-by-two of the input
clock. If PTC1 is high with V
the bus frequency will be a divide-by-four of the input clock. Holding the
PTC1 pin low when entering monitor mode causes a bypass of a divide-
by-two stage at the oscillator only if V
the CGMOUT frequency is equal to the CGMXCLK frequency, and the
OSC1 input directly generates internal bus clocks. In this case, the
OSC1 signal must have a 50% duty cycle at maximum bus frequency.
If entering monitor mode without high voltage on IRQ (above condition
set 2 or 3, where applied voltage is either V
requirements and conditions, including the PTC1 frequency divisor
selection, are not in effect. This is to reduce circuit requirements when
performing in-circuit programming.
1. If $FFFE and $FFFF do not contain $FF (programmed state):
2. If $FFFE and $FFFF both contain $FF (erased state):
3. If $FFFE and $FFFF both contain $FF (erased state):
Freescale Semiconductor, Inc.
TST
For More Information On This Product,
– The external clock is 4.9152 MHz with PTC1 low or
– IRQ = V
– The external clock is 9.8304 MHz
– IRQ = V
– The external clock is 32.768 kHz (crystal)
– IRQ = V
is applied to IRQ and PTC1 is low upon monitor mode entry
9.8304 MHz with PTC1 high
pullup; PLL off)
32.768 kHz to an internal bus frequency of 2.4576 MHz)
shows the pin conditions for entering monitor mode. As
Go to: www.freescale.com
Monitor ROM (MON)
TST
DD
SS
(this setting initiates the PLL to boost the external
(this can be implemented through the internal IRQ
(PLL off)
TST
applied to IRQ upon monitor mode entry,
TST
is applied to IRQ. In this event,
DD
or V
SS
), then all port A pin
Functional Description
Monitor ROM (MON)
Data Sheet
167

Related parts for MC68HC908LK24