MC68HC908LK24 MOTOROLA [Motorola, Inc], MC68HC908LK24 Datasheet - Page 275

no-image

MC68HC908LK24

Manufacturer Part Number
MC68HC908LK24
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908LK24CFQ
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908LK24CFQ
Manufacturer:
FRE/MOT
Quantity:
20 000
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE Semiconductor
Quantity:
489
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MC68HC908LK24CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
168
Part Number:
MC68HC908LK24CPK
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
MC68HC908LJ24/LK24 — Rev. 2
MOTOROLA
CAUTION:
CAUTION:
Infrared Serial Communications Interface Module (IRSCI)
DMARE — DMA Receive Enable Bit
The DMA module is not included on this MCU. Writing a logic 1 to
DMARE or DMATE may adversely affect MCU performance.
DMATE — DMA Transfer Enable Bit
The DMA module is not included on this MCU. Writing a logic 1 to
DMARE or DMATE may adversely affect MCU performance.
ORIE — Receiver Overrun Interrupt Enable Bit
NEIE — Receiver Noise Error Interrupt Enable Bit
FEIE — Receiver Framing Error Interrupt Enable Bit
This read/write bit enables SCI error CPU interrupt requests
generated by the receiver overrun bit, OR. Reset clears ORIE.
This read/write bit enables SCI error CPU interrupt requests
generated by the noise error bit, NE. Reset clears NEIE.
This read/write bit enables SCI error CPU interrupt requests
generated by the framing error bit, FE. Reset clears FEIE.
Freescale Semiconductor, Inc.
For More Information On This Product,
1 = DMA not enabled to service SCI receiver DMA service requests
0 = DMA not enabled to service SCI receiver DMA service requests
1 = SCTE DMA service requests enabled; SCTE CPU interrupt
0 = SCTE DMA service requests disabled; SCTE CPU interrupt
1 = SCI error CPU interrupt requests from OR bit enabled
0 = SCI error CPU interrupt requests from OR bit disabled
1 = SCI error CPU interrupt requests from NE bit enabled
0 = SCI error CPU interrupt requests from NE bit disabled
1 = SCI error CPU interrupt requests from FE bit enabled
0 = SCI error CPU interrupt requests from FE bit disabled
generated by the SCRF bit (SCI receiver CPU interrupt
requests enabled)
generated by the SCRF bit (SCI receiver CPU interrupt
requests enabled)
requests disabled
requests enabled
Go to: www.freescale.com
Infrared Serial Communications Interface Module (IRSCI)
I/O Registers
Data Sheet
275

Related parts for MC68HC908LK24