MC68HC908LK24 MOTOROLA [Motorola, Inc], MC68HC908LK24 Datasheet - Page 338

no-image

MC68HC908LK24

Manufacturer Part Number
MC68HC908LK24
Description
Microcontrollers
Manufacturer
MOTOROLA [Motorola, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908LK24CFQ
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908LK24CFQ
Manufacturer:
FRE/MOT
Quantity:
20 000
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE Semiconductor
Quantity:
489
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MC68HC908LK24CFU
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MC68HC908LK24CFU
Manufacturer:
FREESCALE
Quantity:
168
Part Number:
MC68HC908LK24CPK
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Analog-to-Digital Converter (ADC)
16.4.4 Continuous Conversion
16.4.5 Result Justification
Data Sheet
338
In the continuous conversion mode, the ADC continuously converts the
selected channel, filling the ADC data register (ADRH:ADRL) with new
data after each conversion. Data from the previous conversion will be
overwritten whether that data has been read or not. Conversions will
continue until the ADCO bit is cleared. The COCO bit is set after each
conversion and can be cleared by writing to the ADC status and control
register or reading of the ADRL data register.
The conversion result may be formatted in four different ways.
All four of these modes are controlled using MODE0 and MODE1 bits
located in the ADC clock control register (ADCLK).
Left justification will place the eight most significant bits (MSB) in the
ADC data register high (ADRH). This may be useful if the result is to be
treated as an 8-bit result where the least significant two bits, located in
the ADC data register low (ADRL) can be ignored. However, ADRL must
be read after ADRH or else the interlocking will prevent all new
conversions from being stored.
Right justification will place only the two MSBs in the corresponding ADC
data register high (ADRH) and the eight LSB bits in ADC data register
low (ADRL). This mode of operation typically is used when a 10-bit
unsigned result is desired.
Left justified sign data mode is similar to left justified mode with one
exception. The MSB of the 10-bit result, AD9 located in ADRH is
complemented. This mode of operation is useful when a result,
represented as a signed magnitude from mid-scale, is needed.
Freescale Semiconductor, Inc.
For More Information On This Product,
Left justified
Right justified
Left justified sign data mode
8-bit truncation
Analog-to-Digital Converter (ADC)
Go to: www.freescale.com
MC68HC908LJ24/LK24 — Rev. 2
MOTOROLA

Related parts for MC68HC908LK24