ADP1046DC1-EVALZ Analog Devices, ADP1046DC1-EVALZ Datasheet - Page 57

• Manufacturer Part Number: ADP1046DC1-EVALZ
• Description: Daughter Cards & OEM Boards ADP1046 Daughter Card
• Manufacturer: Analog Devices
• Series: ADP1046r

Specifications of ADP1046DC1-EVALZ

• Rohs: yes
• Product: Daughter Cards
• Description/function: 100 kHz daughter board
• Interface Type: I2C
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 3.3 V
• Factory Pack Quantity: 1
• For Use With: ADP1046

Data Sheet
Bits
2
[1:0]
Table 41. Register 0x29—Share Bus Bandwidth
Bits
[7:5]
4
3
[2:0]
Table 42. Register 0x2A—Share Bus Setting
Bits
[7:4]
[3:0]
Table 43. Register 0x2B—Temperature Gain Trim
Bits
7
[6:0]
Bit Name
Volt-second balance
modulation
Volt-second balance
gain setting
Bit Name
Reserved
Bit stream
Current share
Share bus bandwidth
Bit Name
Number of bits
dropped by master
Bit difference between
master and slave
Bit Name
Gain polarity
Gain trim
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
These bits determine how much a master device reduces its output voltage to maintain
current sharing.
These bits determine how closely a slave tries to match the current of the master device. The
higher the setting, the larger the voltage difference that satisfies the current sharing criteria.
Description
1 = negative gain is introduced.
0 = positive gain is introduced.
This register calibrates the RTD ADC gain. It calibrates for errors in the ADC.
Description
This bit specifies the maximum amount of modulation from volt-second balance.
0 = ±80 ns maximum.
1 = ±160 ns maximum.
These bits set the gain of the volt-second balance circuit. The gain can be changed by a factor of
64. When these bits are set to 00, it takes approximately 700 ms to achieve volt-second balance.
When these bits are set to 11, it takes approximately 10 ms to achieve volt-second balance.
Bit 1
0
0
1
1
Description
Reserved.
1 = the current sense ADC reading is output on the SHAREo pin. This bit stream can be used for
analog current sharing.
0 = the digital share bus signal is output on the SHAREo pin. This signal can be used for digital
current sharing.
1 = Reserved.
0 = CS2 reading used for current share.
These bits determine the amount of bandwidth dedicated to the share bus. The value 000 is
the lowest possible bandwidth, and the value 111 is the highest possible bandwidth.
The slave moves up 1 LSB for every share bus transaction (8 data bits plus start and stop bits).
The master moves down x LSBs per share bus transaction, where x is the share bus register
setting 0x2A[7:4].
0 = divide LSB by 16, that is, 1 LSB = 24 µV/16
1 = divide LSB by 8
2 = divide LSB by 4
3 = divide LSB by 2
4 = nominal
5 = multiply LSB by 2
6 = multiply LSB by 4
7 = multiply LSB by 8
8 = multiply LSB by 16
Rev. B | Page 57 of 92
Bit 0
0
1
0
1
Volt-Second Balance Gain
1
4
16
64
ADP1046