ADP1046DC1-EVALZ Analog Devices, ADP1046DC1-EVALZ Datasheet - Page 61

• Manufacturer Part Number: ADP1046DC1-EVALZ
• Description: Daughter Cards & OEM Boards ADP1046 Daughter Card
• Manufacturer: Analog Devices
• Series: ADP1046r

Specifications of ADP1046DC1-EVALZ

• Rohs: yes
• Product: Daughter Cards
• Description/function: 100 kHz daughter board
• Interface Type: I2C
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 3.3 V
• Factory Pack Quantity: 1
• For Use With: ADP1046

Data Sheet
Table 50. Register 0x32—VS1 Overvoltage Limit (OVP)
Bits
[7:3]
2
[1:0]
Table 51. Register 0x33—VS2 and VS3 Overvoltage Limit (OVP)
Bits
[7:3]
2
[1:0]
Bit Name
VS1 OVP setting
Reserved
OVP sampling
Bit Name
VS2 and VS3
OVP setting
Regulating point
OVP sampling
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
Local overvoltage limit. This limit is programmable from 111.25% to 150% of the nominal VS1
voltage; 0x00 corresponds to 111.2%. Each LSB results in an increase of 1.25%. The VS1 OVP
threshold is calculated as follows:
VS1_OVP_Threshold = [(89 + VS1_OVP_Setting)/128] × 1.6 V
For example, if the VS1 OVP setting is 10, then
VS1_OVP_Threshold = [(89 + 10)/128] × 1.6 V = 1.2375 V
Setting these bits to 0 gives an OVP limit of 111.25% of the nominal VS1 voltage.
Setting these bits to 7 gives an OVP limit of 120% of the nominal VS1 voltage.
Setting these bits to 15 gives an OVP limit of 130% of the nominal VS1 voltage.
Setting these bits to 31 gives an OVP limit of 150% of the nominal VS1 voltage.
Reserved.
The OVP flag is set if the average voltage during the OVP sampling period is greater than the OVP
threshold. This OVP flag sampling period is 80 μs. The number of samples can be increased using
these bits. If the number of samples is increased, the average voltage must be greater than the
OVP threshold for each of those cycles. For example, if this value is set to two cycles, the average
voltage must be greater than the OVP threshold for both cycles.
Bit 1
0
0
1
1
Description
Local overvoltage limit. This limit is programmable from 111.25% to 150% of the nominal VSx
voltage; 0x00 corresponds to 111.2%. Each LSB results in an increase of 1.25%. The VSx OVP
threshold is calculated as follows:
VSx_OVP_Threshold = [(89 + VSx_OVP_Setting)/128] × 1.6 V
For example, if the VS2 OVP setting is 10, then
VS2_OVP_Threshold = [(89 + 10)/128] × 1.6 V = 1.2375 V
Setting these bits to 0 gives an OVP limit of 111.25% of the nominal VSx voltage.
Setting these bits to 7 gives an OVP limit of 120% of the nominal VSx voltage.
Setting these bits to 15 gives an OVP limit of 130% of the nominal VSx voltage.
Setting these bits to 31 gives an OVP limit of 150% of the nominal VSx voltage.
When this bit is set, the
the
disabled.
The OVP flag is set if the average voltage during the OVP sampling period is greater than the OVP
threshold. This OVP flag sampling period is 80 μs. The number of samples can be increased using
these bits. If the number of samples is increased, the average voltage must be greater than the
OVP threshold for each of those cycles. For example, if this value is set to two cycles, the average
voltage must be greater than the OVP threshold for both cycles.
Bit 1
0
0
1
1
ADP1046
Bit 0
0
1
0
1
uses the VS1 voltage as the regulating point during soft start and when the OrFET is
Bit 0
0
1
0
1
Rev. B | Page 61 of 92
Additional Sampling (μs)
0 (one sample sets the OVP flag)
80 (two samples set the OVP flag)
160 (three samples set the OVP flag)
240 (four samples set the OVP flag)
ADP1046
Additional Sampling (μs)
0 (one sample sets the OVP flag)
80 (two samples set the OVP flag)
160 (three samples set the OVP flag)
240 (four samples set the OVP flag)
regulates from the VS3 node at all times. When this bit is not set,
ADP1046