CDB5376 Cirrus Logic Inc, CDB5376 Datasheet - Page 12
![EVALUATION BOARD FOR CS5376](/photos/9/8/90869/cdb5376_sml.jpg)
CDB5376
Manufacturer Part Number
CDB5376
Description
EVALUATION BOARD FOR CS5376
Manufacturer
Cirrus Logic Inc
Datasheets
1.CS5371A-ISZR.pdf
(32 pages)
2.CS4373A-ISZ.pdf
(34 pages)
3.CS5376A-IQZR.pdf
(106 pages)
4.CDB5378.pdf
(16 pages)
5.CDB5376.pdf
(80 pages)
6.CDB5376.pdf
(16 pages)
Specifications of CDB5376
Main Purpose
Seismic Evaluation System
Embedded
Yes, MCU, 8-Bit
Utilized Ic / Part
CS3301A, CS3302A, CS4373A, CS5372A, CS5376A
Primary Attributes
Quad Digital Filter
Secondary Attributes
Graphical User Interface, SPI™ & USB Interfaces
Processor To Be Evaluated
CS330x, CS4373A, CS537x
Interface Type
USB
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
Other names
598-1778
DS612F4
SPI 1 Registers
Digital Filter Registers
SPI1CTRL
SPI1CMD
SPI1DAT1
SPI1DAT2
CONFIG
RESERVED
GPCFG0
GPCFG1
SPI2CTRL
SPI2CMD
SPI2DAT
RESERVED
FILTCFG
GAIN1
GAIN2
GAIN3
GAIN4
OFFSET1
OFFSET2
OFFSET3
OFFSET4
TIMEBRK
TBSCFG
TBSGAIN
SYSTEM1
SYSTEM2
VERSION
SELFTEST
Name
Name
09 - 0B
00 - 02
03 - 05
06 - 08
01-0D
13-1F
Addr.
Addr.
0E
2A
2B
2C
2D
2E
00
0F
10
11
12
20
21
22
23
24
25
26
27
28
29
2F
Table 3. SPI 1 and Digital Filter Registers
Type
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
# Bits
8, 8, 8
8, 8, 8
8, 8, 8
8, 8, 8
# Bits
24
24
24
24
24
16
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
24
SPI 1 Control
SPI 1 Command
SPI 1 Data 1
SPI 1 Data 2
Hardware Configuration
Reserved
GPIO[7:0] Direction, Pull-up Enable, and Data
GPIO[11:8] Direction, Pull-up Enable, and Data
SPI 2 Control
SPI 2 Command
SPI 2 Data
Reserved
Digital Filter Configuration
Gain Correction Channel 1
Gain Correction Channel 2
Gain Correction Channel 3
Gain Correction Channel 4
Offset Correction Channel 1
Offset Correction Channel 2
Offset Correction Channel 3
Offset Correction Channel 4
Time Break Delay
Test Bit Stream Configuration
Test Bit Stream Gain
User Defined System Register 1
User Defined System Register 2
Hardware Version ID
Self-Test Result Code
Description
Description
CS5376A
12