HD64F3067RF20 Renesas Electronics America, HD64F3067RF20 Datasheet - Page 145

IC H8 MCU FLASH 128K 100-QFP

HD64F3067RF20

Manufacturer Part Number
HD64F3067RF20
Description
IC H8 MCU FLASH 128K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheet

Specifications of HD64F3067RF20

Core Processor
H8/300H
Core Size
16-Bit
Speed
20MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, PWM, WDT
Number Of I /o
70
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Package
100PQFP
Family Name
H8
Maximum Speed
20 MHz
Operating Supply Voltage
5 V
Data Bus Width
16|32 Bit
Number Of Programmable I/os
70
Interface Type
SCI
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Number Of Timers
7
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3067RF20
Manufacturer:
HIT
Quantity:
610
Part Number:
HD64F3067RF20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3067RF20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F3067RF20V
Manufacturer:
RENESAS
Quantity:
1 000
6.1.2
Figure 6.1 shows a block diagram of the bus controller.
Note: * This register is provided only in the flash memory R version and mask ROM versions.
Legend
BCR
Block Diagram
ABWCR
ASTCR
WCRH
WCRL
BRCR
CSCR
DRCRA
DRCRB
RTMCSR
RTCNT
RTCOR
ADRCR* : Address control register
Internal address bus
CPU bus request signal
DMAC bus request signal
DRAM interface bus request signal
CPU bus acknowledge signal
DMAC bus acknowledge signal
DRAM interface bus acknowledge signal
: Bus width control register
: Access state control register
: Wait control register H
: Wait control register L
: Bus release control register
: Chip select control register
: DRAM control register A
: DRAM control register B
: Refresh timer control/status register
: Refresh timer counter
: Refresh time constant register
: Bus control register
WAIT
Internal signals
Figure 6.1 Block Diagram of Bus Controller
decoder
DRAM control
Area
control signals
Chip select
CS
0
to CS
7
DRAM interface
Bus control
Wait state
controller
Bus arbiter
circuit
RTMCSR
ABWCR
DRCRA
DRCRB
RTCOR
ADRCR
RTCNT
ASTCR
WCRH
WCRL
CSCR
BRCR
BCR
Rev. 4.00 Jan 26, 2006 page 121 of 938
BACK
BREQ
Bus mode control signal
Bus size control signal
Access state control signal
Wait request signal
Section 6 Bus Controller
Internal signals
REJ09B0276-0400

Related parts for HD64F3067RF20