HD64F3067RF20 Renesas Electronics America, HD64F3067RF20 Datasheet - Page 703

IC H8 MCU FLASH 128K 100-QFP

HD64F3067RF20

Manufacturer Part Number
HD64F3067RF20
Description
IC H8 MCU FLASH 128K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheet

Specifications of HD64F3067RF20

Core Processor
H8/300H
Core Size
16-Bit
Speed
20MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, PWM, WDT
Number Of I /o
70
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Package
100PQFP
Family Name
H8
Maximum Speed
20 MHz
Operating Supply Voltage
5 V
Data Bus Width
16|32 Bit
Number Of Programmable I/os
70
Interface Type
SCI
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Number Of Timers
7
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3067RF20
Manufacturer:
HIT
Quantity:
610
Part Number:
HD64F3067RF20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3067RF20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F3067RF20V
Manufacturer:
RENESAS
Quantity:
1 000
20.2.2
MSTCRH is an 8-bit readable/writable register that controls output of the system clock ( ). It also
controls the module standby function, which places individual on-chip supporting modules in the
standby state. Module standby can be designated for the SCI0, SCI1, SCI2.
MSTCRH is initialized to H'78 by a reset and in hardware standby mode. It is not initialized in
software standby mode.
Bit 7— Clock Stop (PSTOP): Enables or disables output of the system clock ( ).
Bits 6 to 3—Reserved: These bits cannot be modified and are always read as 1.
Bit 2—Module Standby H2 (MSTPH2): Selects whether to place the SCI2 in standby.
Bit 1
PSTOP
0
1
Bit 2
MSTPH2
0
1
Bit
Initial value
Read/Write
Module Standby Control Register H (MSTCRH)
Description
System clock output is enabled
System clock output is disabled
Description
SCI2 operates normally
SCI2 is in standby state
PSTOP
Enables or disables
output of the system clock
R/W
7
0
clock stop
6
1
Reserved bit
5
1
4
1
Rev. 4.00 Jan 26, 2006 page 679 of 938
3
1
MSTPH2
Section 20 Power-Down State
Module standby H2 to 0
These bits select modules
to be placed in standby
R/W
2
0
MSTPH1
R/W
REJ09B0276-0400
1
0
(Initial value)
(Initial value)
MSTPH0
R/W
0
0

Related parts for HD64F3067RF20