WG82574L S LBA9 Intel, WG82574L S LBA9 Datasheet - Page 334

• Manufacturer Part Number: WG82574L S LBA9
• Description: CONTROLLER, ENET, INTEL 82574L, 64PQFN
• Manufacturer: Intel

Specifications of WG82574L S LBA9

• Ethernet Type: IEEE 802.3, IEEE 802.3u, IEEE 802.3ab
• Supply Voltage Range: 3V To 3.6V
• Operating Temperature Range: 0°C To +85°C
• Digital Ic Case Style: QFN
• No. Of Pins: 64
• Package / Case: QFN
• Interface Type: I2C, JTAG, PCI, SPI
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Note:
Note:
10.2.5.11
Note:
334
This feature operates by initiating a countdown timer upon successfully receiving each
packet to system memory. If a subsequent packet is received before the timer expires,
the timer is re-initialized to the programmed value and re-starts its countdown. If the
timer expires due to not having received a subsequent packet within the programmed
interval, pending receive descriptor write backs are flushed and a receive timer
interrupt is generated.
Setting the value to zero represents no delay from a receive packet to the interrupt
notification, and results in immediate interrupt notification for each received packet.
Writing this register with FPD set initiates an immediate expiration of the timer, causing
a write back of any consumed receive descriptors pending write back, and results in a
receive timer interrupt in the ICR.
Receive interrupts due to a Receive Absolute Timer (RADV) expiration cancels a
pending RDTR interrupt. The RDTR countdown timer is reloaded but halted, so as to
avoid generation of a spurious second interrupt after the RADV has been noted, but can
be restarted by a subsequent received packet.
FPD is self clearing.
This register's address has been moved from where it was located in previous devices.
However, for backwards compatibility, this register can also be accessed at its alias
offset of 0x00108.
Receive Descriptor Control - RXDCTL (0x02828 + n*0x100[n=0..1];
RW)
Any value written to RXDCTL0 is automatically written to RXDCTL1. Writes to RXDCTL1
affects RXDCTL1 only.
This register controls the fetching and write back of receive descriptors. The three
threshold values are used to determine when descriptors are read from and written to
host memory. The values can be in units of cache lines or descriptors (each descriptor
is 16 bytes) based on the GRAN flag. If GRAN=0b (specifications are in cache-line
granularity), the thresholds specified (based on the cache line size specified in the PCIe
header CLS field) must not represent greater than 31 descriptors.
When (WTHRESH = 0b) or (WTHRESH = 1b and GRAN = 1b) only descriptors with the
RS bit set are written back.
PTHRESH
Rsv
HTHRESH
Reserved
Rsv
WTHRESH
Rsv
GRAN
Rsv
Field
5:0
7:6
13:8
14
15
21:16
23:22
24
31:25
Bit(s)
0x00
0x00
0x00
0b
0b
0x01
00b
0b
0x0
Initial
Value
Prefetch Threshold
Reserved
Host Threshold
Reserved
Reserved
Write-Back Threshold
Reserved
Granularity
Units for the thresholds in this register.
0b = Cache lines.
1b = Descriptors.
Reserved
82574 GbE Controller—Driver Programing Interface
Description