ADSP-21362WBBCZ-1A AD [Analog Devices], ADSP-21362WBBCZ-1A Datasheet - Page 7

• Manufacturer Part Number: ADSP-21362WBBCZ-1A
• Description: SHARC Processor
• Manufacturer: AD [Analog Devices]

Table 3. ADSP-2136x Internal Memory Space (Continued)
The SRAM can be configured as a maximum of 96K words of
32-bit data, 192K words of 16-bit data, 64K words of 48-bit
instructions (or 40-bit data), or combinations of different word
sizes up to three megabits. All of the memory can be accessed as
16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit floating-point
storage format is supported that effectively doubles the amount
of data that may be stored on-chip. Conversion between the 32-
bit floating-point and 16-bit floating-point formats is per-
formed in a single instruction. While each memory block can
store combinations of code and data, accesses are most efficient
when one block stores data using the DM bus for transfers, and
the other block stores instructions and data using the PM bus
for transfers.
Using the DM bus and PM buses, with one bus dedicated to
each memory block, assures single-cycle execution with two
data transfers. In this case, the instruction must be available in
the cache.
DMA Controller
The ADSP-2136x’s on-chip DMA controllers allow data trans-
fers without processor intervention. The DMA controller
operates independently and invisibly to the processor core,
allowing DMA operations to occur while the core is simulta-
neously executing its program instructions. DMA transfers can
occur between the processor’s internal memory and its serial
ports, the SPI-compatible (serial peripheral interface) ports, the
IDP (input data port), the parallel data acquisition port (PDAP),
or the parallel port. Twenty-five channels of DMA are available
on the processors—two for the SPI interface, 12 via the serial
ports, eight via the input data port, two for DTCP (or memory-
to-memory data transfer when DTCP is not used), and one via
the processor’s parallel port. Programs can be downloaded to
the processors using DMA transfers. Other DMA features
include interrupt generation upon completion of DMA trans-
fers, and DMA chaining for automatic linked DMA transfers.
Digital Audio Interface (DAI)
The digital audio interface (DAI) provides the ability to connect
various peripherals to any of the DSP’s DAI pins (DAI_P20–1).
Programs make these connections using the signal routing unit
(SRU, shown in
The SRU is a matrix routing unit (or group of multiplexers) that
enables the peripherals provided by the DAI to be intercon-
nected under software control. This allows easy use of the
IOP Registers 0x0000 0000–0003 FFFF
Long Word (64 Bits)
Reserved
0x0007 2000–0x0007 FFFF
Figure
3).
ADSP-21362/ADSP-21363/ADSP-21364/ADSP-21365/ADSP-21366
Extended Precision Normal or
Instruction Word (48 Bits)
Rev. A | Page 7 of 52 | December 2006
Normal Word (32 Bits)
Reserved
0x000E 4000–0x000F FFFF
DAI- associated peripherals for a much wider variety of applica-
tions by using a larger set of algorithms than is possible with
nonconfigurable signal paths.
The DAI also includes six serial ports, an S/PDIF receiver/trans-
mitter, a DTCP cipher, a precision clock generator (PCG), eight
channels of asynchronous sample rate converters, an input data
port (IDP), an SPI port, six flag outputs and six flag inputs, and
IO DATA
BUS (32)
TO PROCESSOR BUSES AND
SYSTEM MEMORY
Figure 3. ADSP-2136x I/O Processor and
IO ADDRESS
BUS (18)
Peripherals Block Diagram
GPIO FLAGS/IRQ/TIMEXP
DIGITAL AUDIO INTERFACE
DMA CONTROLLER
I/O PROCESSOR
ADDRESS/DATA BUS/ GPIO
25 CHANNELS
SRC (8 CHANNELS)
PRECISION CLOCK
SERIAL PORTS (6)
PARALLEL PORT
GENERATORS (2)
DATA PORTS (8)
Short Word (16 Bits)
Reserved
0x001C 8000–0x001F FFFF
Reserved
0x0020 0000–0xFFFF FFFF
DTCP CIPHER
SPDIF (Rx/Tx)
SPI PORT (1)
SPI PORT (1)
TIMERS (3)
PWM (16)
INPUT
CONTROL/GPIO
3
4
4
4
3
16
20