HD64F7144F50V Renesas Electronics America, HD64F7144F50V Datasheet - Page 111

• Manufacturer Part Number: HD64F7144F50V
• Description: IC SUPERH MCU FLASH 256K 112QFP
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7144r

Specifications of HD64F7144F50V

• Core Processor: SH-2
• Core Size: 32-Bit
• Speed: 50MHz
• Connectivity: EBI/EMI, I²C, SCI
• Peripherals: DMA, POR, PWM, WDT
• Number Of I /o: 74
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 112-QFP
• For Use With: HS0005KCU11H - EMULATOR E10A-USB H8S(X),SH2(A)EDK7145 - DEV EVALUATION KIT SH7145
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

Instruction codes, operation, and execution cycles are listed as shown in table 10.2 by
classification.
Classification Types
Branch
System
control
Total: 65
9
14
Operation
Code
BF
BT
BRA
BRAF
BSR
BSRF
JMP
JSR
RTS
CLRMAC
CLRT
LDC
LDRE
LDRS
LDS
NOP
RTE
SETRC
SETT
SLEEP
STC
STS
TRAPA
Function
Conditional branch (T
Conditional branch with delay
Conditional branch (T
Conditional branch with delay
Unconditional branch
Unconditional branch
Branch to subroutine procedure
Branch to subroutine procedure
Unconditional branch
Branch to subroutine procedure
Return from subroutine procedure
MAC register clear
T bit clear
Load to control register
Load to repeat end register
Load to repeat start register
Load to system register
No operation
Return from exception processing
Set number of repeats
T bit set
Shift into power-down state
Storing control register data
Storing system register data
Trap exception handling
0)
1)
Rev. 5.00 Jun 30, 2004 page 95 of 512
SH-1 SH-2
—
—
—
—
—
—
—
Instructions
Applicable
Section 5 Instruction Set
—
—
—
REJ09B0171-0500O
SH-
DSP
No. of
Instructions
11
71
182