EP9315-CBZ Cirrus Logic Inc, EP9315-CBZ Datasheet - Page 221

• Manufacturer Part Number: EP9315-CBZ
• Description: IC ARM9 SOC ENH UNIV 352PBGA
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9315-CBZ

• Core Size: 16/32-Bit
• Core Processor: ARM9
• Speed: 200MHz
• Connectivity: EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, PCMCIA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 8x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 352-BGA
• Controller Family/series: (ARM9)
• No. Of I/o's: 16
• Cpu Speed: 200MHz
• No. Of Timers: 5
• Digital Ic Case Style: BGA
• Supply Voltage Range: 1.65V To 1.94V, 3V To 3.6V
• Embedded Interface Type: SPI
• Rohs Compliant: Yes
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9315A-Z
• Case: BGA
• Dc: 06+
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1144 - KIT DEVELOPMENT EP9315 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Details
• Other names: 598-1139

VActiveStrtStop
DS785UM1
31
15
Address: 0x8003_0008
Default: 0x0000_0000
Definition: Vertical Active Start/Stop register
Bit Descriptions:
30
14
RSVD
RSVD
29
13
28
12
STRT:
RSVD:
STOP:
STRT:
27
11
26
10
Copyright 2007 Cirrus Logic
25
9
When the Vertical counter counts down to the written
STOP value, the VSYNC signal on the V_CSYNC pin will
go inactive if CSYNC = ‘0’ and SYNCEN = ‘1’ in the
VideoAttribs
timing diagrams shown in
Start - Read/Write
When the Vertical counter counts down to the written
STRT value, the VSYNC signal on the V_CSYNC pin will
go active if CSYNC = ‘0’ and SYNCEN = ‘1’ in the
VideoAttribs
Reserved - Unknown during read
Stop - Read/Write
The STOP value is the value of the Vertical down counter
at which the VACTIVE signal becomes inactive (stops).
This indicates the end of the active video portion for the
Vertical frame. Please refer to the video signalling timing
diagrams in
internal block signal. The active video interval is controlled
by the logical OR of VACTIVE and HACTIVE.
Start - Read/Write
The STRT value is the value of the Vertical down counter
at which the VACTIVE signal becomes active (starts). This
indicates the start of the active video portion for the
Vertical frame. Please refer to the video signalling timing
diagrams in
internal block signal. The active video interval is controlled
by the logical OR of VACTIVE and HACTIVE.
Raster Engine With Analog/LCD Integrated Timing and Interface
24
8
23
7
Figure 7-9
Figure 7-9
register. Please refer to the video signalling
register.
22
6
STOP
STRT
and
and
21
5
Figure 7-9
Figure
Figure
20
4
7-10. VACTIVE is an
7-10. VACTIVE is an
19
3
and
EP93xx User’s Guide
Figure
18
2
7-10.
17
1
16
7-39
0
7