EP9315-CBZ Cirrus Logic Inc, EP9315-CBZ Datasheet - Page 774

IC ARM9 SOC ENH UNIV 352PBGA

EP9315-CBZ

Manufacturer Part Number
EP9315-CBZ
Description
IC ARM9 SOC ENH UNIV 352PBGA
Manufacturer
Cirrus Logic Inc
Series
EP9r
Datasheets

Specifications of EP9315-CBZ

Core Size
16/32-Bit
Core Processor
ARM9
Speed
200MHz
Connectivity
EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, PCMCIA, SPI, UART/USART, USB
Peripherals
AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
Number Of I /o
16
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 8x12b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
352-BGA
Controller Family/series
(ARM9)
No. Of I/o's
16
Cpu Speed
200MHz
No. Of Timers
5
Digital Ic Case Style
BGA
Supply Voltage Range
1.65V To 1.94V, 3V To 3.6V
Embedded Interface Type
SPI
Rohs Compliant
Yes
Processor Series
EP93xx
Core
ARM920T
Data Bus Width
32 bit
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
EDB9315A-Z
Case
BGA
Dc
06+
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1144 - KIT DEVELOPMENT EP9315 ARM9
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
 Details
Other names
598-1139

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP9315-CBZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
EP9315-CBZ
Manufacturer:
ALTERA
0
Part Number:
EP9315-CBZ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
EP9315-CBZ
Quantity:
48
27
27-4
IDE Interface
EP93xx User’s Guide
27.2.3 MDMA Operations
For a Write Operation.
Minimum total cycle time for the various PIO modes is as follows:
You must also setup IDECFG and WST as follows, according to the PIO mode:
For MDMA operations, DMA commands are set up using PIO operations by the host. The
registers IDEMDMADataOut and IDEMDMADataIn act as the 1-deep buffer for write and
read operations respectively. The state machine sets up the necessary signals including the
DMA request to the DMA controller.
1. Write out the register value.
2. Delay as follows, based on the PIO mode.
3. Bring DIOWn high.
4. Delay as follows, based on the PIO mode.
5. Bring DIOWn low.
6. Delay as follows, based on the PIO mode before the next read or write can occur.
PIO Mode 0 - 600 ns
PIO Mode 1 - 383 ns
PIO Mode 2 - 330 ns
PIO Mode 3 - 180 ns
PIO Mode 4 - 120 ns
PIO Mode 0 - Delay for 30 ns
PIO Mode 1 - Delay for 20 ns
PIO Mode 2 - Delay for 15 ns
PIO Mode 3 - Delay for 10 ns
PIO Mode 4 - Delay for 5 ns
PIO Mode 0 - Delay for 70 ns.
PIO Mode 1 - Delay for 50 ns.
PIO Mode 2 - Delay for 30 ns
PIO Mode 3 - Delay for 30 ns
PIO Mode 4 - Delay for 25 ns
PIO Mode 0 - Delay for 290 ns.
PIO Mode 1 - Delay for 290 ns
PIO Mode 2 - Delay for 290 ns
PIO Mode 3 - Delay for 80 ns
PIO Mode 4 - Delay for 70 ns
PIO Mode 0 - 240 ns.
PIO Mode 1 - 50 ns
PIO Mode 2 - 20 ns
PIO Mode 3 - 70 ns
PIO Mode 4 - 25 ns
Copyright 2007 Cirrus Logic
DS785UM1

Related parts for EP9315-CBZ