ATSAM3S4CA-CU Atmel, ATSAM3S4CA-CU Datasheet - Page 50

IC MCU 32BIT 256KB FLASH 100BGA

ATSAM3S4CA-CU

Manufacturer Part Number
ATSAM3S4CA-CU
Description
IC MCU 32BIT 256KB FLASH 100BGA
Manufacturer
Atmel
Series
SAM3Sr
Datasheets

Specifications of ATSAM3S4CA-CU

Core Processor
ARM® Cortex-M3™
Core Size
32-Bit
Speed
64MHz
Connectivity
EBI/EMI, I²C, MMC, SPI, SSC, UART/USART, USB
Peripherals
Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT
Number Of I /o
79
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
1.62 V ~ 1.95 V
Data Converters
A/D 16x10/12b, D/A 2x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
100-LFBGA
Processor Series
ATSAM3x
Core
ARM Cortex M3
3rd Party Development Tools
JTRACE-CM3, MDK-ARM, RL-ARM, ULINK2
Development Tools By Supplier
ATSAM3S-EK
Package
100LFBGA
Device Core
ARM Cortex M3
Family Name
AT91
Maximum Speed
64 MHz
Operating Supply Voltage
1.8|3.3 V
Data Bus Width
32 Bit
Number Of Programmable I/os
79
Interface Type
I2C/I2S/SPI/UART/USART/USB
On-chip Adc
16-chx12-bit
On-chip Dac
2-chx12-bit
Number Of Timers
6
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATSAM3S4CA-CU
Manufacturer:
SANYO
Quantity:
1 000
Part Number:
ATSAM3S4CA-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATSAM3S4CA-CUR
Manufacturer:
Atmel
Quantity:
10 000
10.4.3.14
• BASEPRI
Priority mask bits:
0x0000 = no effect
Nonzero = defines the base priority for exception processing.
The processor does not process any exception with a priority value greater than or equal to BASEPRI.
This field is similar to the priority fields in the interrupt priority registers. The processor implements only bits[7:4] of this field,
bits[3:0] read as zero and ignore writes. See
that higher priority field values correspond to lower exception priorities.
50
31
23
15
7
SAM3S Preliminary
Base Priority Mask Register
30
22
14
6
The BASEPRI register defines the minimum priority for exception processing. When BASEPRI is
set to a nonzero value, it prevents the activation of all exceptions with same or lower priority
level as the BASEPRI value. See the register summary in
butes. The bit assignments are:
29
21
13
5
“Interrupt Priority Registers” on page 158
28
20
12
4
Reserved
Reserved
Reserved
BASEPRI
27
19
11
3
26
18
10
2
Table 10-2 on page 44
for more information. Remember
25
17
9
1
6500C–ATARM–8-Feb-11
for its attri-
24
16
8
0

Related parts for ATSAM3S4CA-CU