MC9S12C64CFUE Freescale Semiconductor, MC9S12C64CFUE Datasheet - Page 297

IC MCU 64K FLASH 4K RAM 80-QFP

MC9S12C64CFUE

Manufacturer Part Number
MC9S12C64CFUE
Description
IC MCU 64K FLASH 4K RAM 80-QFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheets

Specifications of MC9S12C64CFUE

Core Processor
HCS12
Core Size
16-Bit
Speed
25MHz
Connectivity
CAN, EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
60
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-QFP
Processor Series
S12C
Core
HCS12
Data Bus Width
16 bit
Data Ram Size
4 KB
Interface Type
CAN/SCI/SPI
Maximum Clock Frequency
25 MHz
Number Of Programmable I/os
60
Number Of Timers
8
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWHCS12
Development Tools By Supplier
M68EVB912C32EE
Minimum Operating Temperature
- 40 C
On-chip Adc
8-ch x 10-bit
Package
80PQFP
Family Name
HCS12
Maximum Speed
25 MHz
Operating Supply Voltage
2.5|5 V
Height
2.4 mm
Length
14 mm
Supply Voltage (max)
2.75 V, 5.5 V
Supply Voltage (min)
2.35 V, 2.97 V
Width
14 mm
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12C64CFUE
Manufacturer:
FREESCALE
Quantity:
3 450
Part Number:
MC9S12C64CFUE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12C64CFUE
Manufacturer:
FREESCALE
Quantity:
3 450
10.3.2.3
The CANBTR0 register configures various CAN bus timing parameters of the MSCAN module.
Read: Anytime
Write: Anytime in initialization mode (INITRQ = 1 and INITAK = 1)
Freescale Semiconductor
Module Base + 0x0002
SJW[1:0]
BRP[5:0]
Field
7:6
5:0
Reset:
W
R
BRP5
Synchronization Jump Width — The synchronization jump width defines the maximum number of time quanta
(Tq) clock cycles a bit can be shortened or lengthened to achieve resynchronization to data transitions on the
CAN bus (see
Baud Rate Prescaler — These bits determine the time quanta (Tq) clock which is used to build up the bit timing
(see
MSCAN Bus Timing Register 0 (CANBTR0)
0
0
0
0
1
:
SJW1
Table
0
7
SJW1
BRP4
10-5).
0
0
1
1
0
0
0
0
1
:
Table
Figure 10-6. MSCAN Bus Timing Register 0 (CANBTR0)
Table 10-4. Synchronization Jump Width
SJW0
Table 10-3. CANBTR0 Register Field Descriptions
BRP3
6
0
10-4).
0
0
0
0
1
:
Table 10-5. Baud Rate Prescaler
MC9S12C-Family / MC9S12GC-Family
BRP2
BRP5
0
0
0
0
1
:
0
5
SJW0
BRP1
0
1
0
1
0
0
1
1
1
:
Chapter 10 Freescale’s Scalable Controller Area Network (S12MSCANV2)
Rev 01.24
BRP4
4
0
BRP0
Description
0
1
0
1
1
:
BRP3
Synchronization Jump Width
0
3
Prescaler value (P)
2 Tq clock cycles
3 Tq clock cycles
4 Tq clock cycles
1 Tq clock cycle
BRP2
64
2
0
1
2
3
4
:
BRP1
0
1
BRP0
0
0
297

Related parts for MC9S12C64CFUE