MC68HC16Z1CAG25 Freescale Semiconductor, MC68HC16Z1CAG25 Datasheet - Page 9

• Manufacturer Part Number: MC68HC16Z1CAG25
• Description: IC MCU 16BIT 25MHZ 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: HC16r

Specifications of MC68HC16Z1CAG25

• Core Processor: CPU16
• Core Size: 16-Bit
• Speed: 25MHz
• Connectivity: EBI/EMI, SCI, SPI
• Peripherals: POR, PWM, WDT
• Number Of I /o: 16
• Program Memory Type: ROMless
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Cpu Family: HC16
• Device Core Size: 16b
• Frequency (max): 25MHz
• Interface Type: SCI/SPI/UART
• Program Memory Size: Not Required
• Total Internal Ram Size: 1KB
• # I/os (max): 16
• Number Of Timers - General Purpose: 11
• Operating Supply Voltage (typ): 3.3/5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 2.7V
• On-chip Adc: 8-chx10-bit
• Instruction Set Architecture: CISC
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 144
• Package Type: LQFP
• Controller Family/series: 68HC16
• No. Of I/o's: 16
• Ram Memory Size: 1KB
• Cpu Speed: 25MHz
• No. Of Timers: 2
• Embedded Interface Type: QSPI, SCI
• Rohs Compliant: Yes
• Processor Series: HC16Z
• Core: CPU16
• Data Bus Width: 16 bit
• Data Ram Size: 1 KB
• Maximum Clock Frequency: 25 MHz
• Number Of Programmable I/os: 16
• Number Of Timers: 11
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Compliant

Paragraph
9.1
9.2
9.2.1
9.2.1.1
9.2.1.2
9.2.1.3
9.2.2
9.3
9.3.1
9.3.1.1
9.3.1.2
9.3.2
9.3.2.1
9.3.2.2
9.3.2.3
9.3.3
9.3.4
9.3.5
9.3.5.1
9.3.5.2
9.3.5.3
9.3.5.4
9.3.6
9.4
9.4.1
9.4.1.1
9.4.1.2
9.4.1.3
9.4.2
9.4.3
9.4.3.1
9.4.3.2
9.4.3.3
9.4.3.4
9.4.3.5
9.4.3.6
9.4.3.7
9.4.3.8
9.4.3.9
M68HC16 Z SERIES
USER’S MANUAL
General ......................................................................................................9-1
QSM Registers and Address Map .............................................................9-2
Queued Serial Peripheral Interface ...........................................................9-5
Serial Communication Interface ..............................................................9-21
QSM Global Registers .......................................................................9-2
QSM Pin Control Registers ...............................................................9-4
QSPI Registers ..................................................................................9-6
QSPI RAM .........................................................................................9-7
QSPI Pins ..........................................................................................9-8
QSPI Operation .................................................................................9-8
QSPI Operating Modes .....................................................................9-9
Peripheral Chip Selects ...................................................................9-21
SCI Registers ..................................................................................9-24
SCI Pins ..........................................................................................9-25
SCI Operation ..................................................................................9-25
Low-Power Stop Mode Operation .............................................9-2
Freeze Operation ......................................................................9-3
QSM Interrupts ..........................................................................9-3
Control Registers ......................................................................9-6
Status Register ..........................................................................9-7
Receive RAM ............................................................................9-7
Transmit RAM ...........................................................................9-7
Command RAM .........................................................................9-8
Master Mode ...........................................................................9-16
Master Wrap-Around Mode .....................................................9-19
Slave Mode .............................................................................9-20
Slave Wrap-Around Mode .......................................................9-21
Control Registers ....................................................................9-24
Status Register ........................................................................9-24
Data Register ..........................................................................9-24
Definition of Terms ..................................................................9-25
Serial Formats .........................................................................9-25
Baud Clock ..............................................................................9-26
Parity Checking .......................................................................9-26
Transmitter Operation .............................................................9-27
Receiver Operation .................................................................9-28
Idle-Line Detection ..................................................................9-29
Receiver Wake-Up ..................................................................9-29
Internal Loop Mode .................................................................9-30
Freescale Semiconductor, Inc.
For More Information On This Product,
QUEUED SERIAL MODULE
TABLE OF CONTENTS
Go to: www.freescale.com
(Continued)
SECTION 9
Title
Page