R4F24268NVFQV Renesas Electronics America, R4F24268NVFQV Datasheet - Page 1094

MCU 256K FLASH 48K 144-LQFP

R4F24268NVFQV

Manufacturer Part Number
R4F24268NVFQV
Description
MCU 256K FLASH 48K 144-LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2400r
Datasheet

Specifications of R4F24268NVFQV

Core Processor
H8S/2600
Core Size
16/32-Bit
Speed
33MHz
Connectivity
EBI/EMI, I²C, IrDA, SCI, SSU, UART/USART
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
96
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
External
Operating Temperature
-20°C ~ 75°C
Package / Case
144-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R4F24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
135
Part Number:
R4F24268NVFQV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 19 Synchronous Serial Communication Unit (SSU)
Page 1064 of 1372
Note: Hatching boxes represent SSU internal operations.
[1]
[2]
[4]
[5]
[6]
No
Read received data in SSRDR
Read receive data in SSRDR
RDRF automatically cleared
Overrun error processing
Dummy-read SSRDR
Clear ORER in SSSR
Consecutive data
Figure 19.8 Flowchart Example of Data Reception (SSU Mode)
End reception
End reception
Initial setting
Read SSSR
ORER = 1?
RDRF = 1?
reception?
RE = 0
Start
Yes
Yes
No
Yes
No
[3]
[1]
[2]
[3], [6] Receive error processing:
[4]
[5]
Initial setting:
Specify the receive data format.
Start reception:
When SSRDR is dummy-read with RE = 1, reception is
started.
When a receive error occurs, execute the designated error
processing after reading the ORER bit in SSSR. After that,
clear the ORER bit to 0. While the ORER bit is set to 1,
transmission or reception is not resumed.
To continue single reception:
When continuing single reception, wait for time of t
while the RDRF flag is set to 1 and then read receive data
in SSRDR.
The next single reception starts after reading receive data
in SSRDR.
To complete reception:
To complete reception, read receive data after clearing the
RE bit to 0. When reading SSRDR without clearing the RE
bit, reception is resumed.
H8S/2426, H8S/2426R, H8S/2424 Group
REJ09B0466-0350 Rev. 3.50
Jul 09, 2010
SUcyc

Related parts for R4F24268NVFQV