IPR-SDRAM/HPDDR Altera, IPR-SDRAM/HPDDR Datasheet - Page 75
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IPR-SDRAM/HPDDR
Manufacturer Part Number
IPR-SDRAM/HPDDR
Description
IP CORE Renewal Of IP-SDRAM/HPDDR
Manufacturer
Altera
Datasheet
1.IP-SDRAMHPDDR.pdf
(88 pages)
Specifications of IPR-SDRAM/HPDDR
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Stratix FPGAs, Quartus II
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 75 of 88
- Download datasheet (4Mb)
Chapter 5: Example Design Walkthrough
Understanding the Example Design and Testbench
Figure 5–1. Example Testbench Block Diagram for non-AFI mode.
Running the Example Testbench from Your Simulator
© March 2009 Altera Corporation
f
1
test_complete
pnf_per_byte
pnf
For further information refer to
Hardware Using the Example
The auto-generated generic SDRAM model may be used as a placeholder for a
specific memory vendor supplied model. For information on how to replace the
generic model with a vendor specific model, refer to “Perform RTL/Functional
Simulation (Optional)” in
GX, and Arria GX
Figure 5–1 on page 5–3
mode.
After you generate the testbench, you can run it directly from your simulation tool.
Before running a simulation directly from your simulation tool, you must run the
simulation once from the Quartus II software to generate the *.do ModelSim file. To
do this, click Run EDA Simulation Tool on the Tools menu and select EDA RTL
Simulation.
You can follow these steps to run the simulation from your simulation tool:
1. Launch ModelSim-Altera.
2. On the File menu, click Change Directory.
3. Select <your project name>/simulation/modelsim and click OK.
4. On the Tools menu, click Execute Macro.
5. Select <your project name>_run_msim_rtl_verilog.do and click OK.
Example Testbench
global_reset_n
clock_source
Example Design / dut
Devices.
High-Performance Controller
shows the testbench and the example design for non-AFI
Encrypted
Calibration Logic
Clock
Reset
and
PLL
DLL
AN 328: Interfacing DDR2 SDRAM with Stratix II, Stratix II
Driver.
AN 380: Test DDR or DDR2 SDRAM Interfaces on
Encrypted
Controller
Memory
DDR and DDR2 SDRAM High-Performance Controller User Guide
ALTMEMPHY
Write
Read
Addr
Cmd
Path
Path
Path
and
5–3
Related parts for IPR-SDRAM/HPDDR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPR-SDRAM/DDR](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR
Manufacturer:
Altera
Datasheet:
![IPR-SDRAM/DDR2](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/DDR2
Manufacturer:
Altera
Datasheet:
![IPR-SDRAM/HPDDR2](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SDRAM/HDDR2
Manufacturer:
Altera
Datasheet:
![IPR-RLDRAMII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-RLDRAMII
Manufacturer:
Altera
Datasheet:
![IPR-HPMCII](/photos/24/19/241941/4696148_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-HPMCII
Manufacturer:
Altera
Datasheet:
![IPR-RLDII/UNI](/photos/24/19/241946/4696147_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-RLDII/UNI
Manufacturer:
Altera
Datasheet:
![IPR-SRAM/QDRII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IP-SRAM/QDRII
Manufacturer:
Altera
Datasheet:
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet: