ADUC7032BSTZ-8L-RL Analog Devices Inc, ADUC7032BSTZ-8L-RL Datasheet - Page 52

• Manufacturer Part Number: ADUC7032BSTZ-8L-RL
• Description: IC,Battery Management,QFP,48PIN,PLASTIC
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7032BSTZ-8L-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Compliant

ADuC7032-8L
Current Channel ADC Gain Calibration Register
Name: ADC0GN
Address: 0xFFFF053C
Default Value: Part-specific, factory programmed
Access: Read/write
Function: This I-ADC gain MMR holds a 16-bit gain calibra-
tion coefficient for scaling the I-ADC conversion result. The
register is configured at power-on with a factory default value.
However, this register is automatically overwritten if a gain
calibration of the I-ADC is initiated by the user via bits in the
ADCMDE MMR. User code can write to this calibration register
only if the ADC is in idle mode. An ADC must be enabled and
in idle mode before being written to any offset or gain register.
The ADC must be in idle mode for at least 23 μs.
Voltage Channel ADC Gain Calibration Register
Name: ADC1GN
Address: 0xFFFF0540
Default Value: Part-specific, factory programmed
Access: Read/write
Function : This gain MMR holds a 16-bit gain calibration
coefficient for scaling a voltage channel conversion result. The
register is configured at power-on with a factory default value.
However, this register is automatically overwritten if a gain
calibration of the voltage channel is initiated by the user via bits
in the ADCMDE MMR. User code can write to this calibration
register only if the ADC is in idle mode. An ADC must be
enabled and in idle mode before being written to any offset or
gain register. The ADC must be in idle mode for at least 23 μs.
Temperature Channel ADC Gain Calibration Register
Name: ADC2GN
Address: 0xFFFF0544
Default Value: Part-specific, factory programmed
Access: Read/write
Function : This T-ADC gain MMR holds a 16-bit gain
calibration coefficient for scaling a temperature channel
conversion result. The register is configured at power-on with a
factory default value. However, this register is automatically
overwritten if a gain calibration of the temperature channel is
initiated by the user via bits in the ADCMDE MMR. User code
can write to this calibration register only if the ADC is in idle
mode. An ADC must be enabled and in idle mode before being
written to any offset or gain register. The ADC must be in idle
mode for at least 23 μs.
Rev.0 | Page 52 of 116
Current Channel ADC Result Counter Limit Register
Name: ADC0RCL
Address: 0xFFFF0548
Default Value: 0x0001
Access: Read/write
Function : This 16-bit MMR sets the number of conversions
required before an ADC interrupt is generated. By default
this register is set to 0x0001. The ADC counter function must
be enabled via the ADC result counter enable bit in the
ADCCFG MMR.
Current Channel ADC Result Counter Value Register
Name: ADC0RCV
Address: 0xFFFF054C
Default Value: 0x0000
Access: Read only
Function : This 16-bit, read-only MMR holds the current
number of I-ADC conversion results. It is used in conjunction
with ADC0RCL to mask I-ADC interrupts, generating a lower
interrupt rate. Once ADC0RCV = ADC0RCL, the value in
ADC0RCV resets to 0 and recommences counting. It can also
be used in conjunction with the accumulator (ADC0ACC) to
allow an average current calculation to be undertaken. The
result counter is enabled via ADCCFG[0]. This MMR is also
reset to 0 when the I-ADC is reconfigured, that is, when the
ADC0CON or ADCMDE are written.
Current Channel ADC Threshold Register
Name: ADC0TH
Address: 0xFFFF0550
Default Value: 0x0000
Access: Read/write
Function: This 16-bit MMR sets the threshold against which
the absolute value of the I-ADC conversion result is compared.
In unipolar mode, ADC0TH[15:0] are compared; and in twos
complement mode, ADC0TH[14:0] are compared.
Current Channel ADC Threshold Count Limit Register
Name: ADC0TCL
Address: 0xFFFF0554
Default Value: 0x01
Access: Read/write
Function : This 8-bit MMR determines how many cumulative
(values below the threshold decrement or reset the count to 0)
I-ADC conversion result readings above ADC0TH must occur
before the I-ADC comparator threshold bit is set in the ADCSTA
MMR, generating an ADC interrupt. The I-ADC comparator
threshold bit is asserted as soon as the ADC0THV = ADC0TCL.