MC68030RC40C Freescale Semiconductor, MC68030RC40C Datasheet - Page 199

• Manufacturer Part Number: MC68030RC40C
• Description: IC MPU 32BIT ENHANCED 128-PGA
• Manufacturer: Freescale Semiconductor

Specifications of MC68030RC40C

• Processor Type: M680x0 32-Bit
• Speed: 40MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 128-PGA
• Family Name: M68000
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 40MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 5V
• Operating Supply Voltage (max): 5.25V
• Operating Supply Voltage (min): 4.75V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Through Hole
• Pin Count: 128
• Package Type: PGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Compliant

7 ¸¸
'co-'~' D(
7-38
°sAc,,
o s A c , 0 ~ \
A,.~--_X
oo.o,,
O , E - - ~ ~
.,~ __/
SlZ1 =--'~
si z e
°c~-k__/
~ - ' k _ /
CLK
A,-- k
A0-~
State 0
SO
Figure 7-25. Asynchronous Read-Write-Read C y c l e s - 32-Bit Port
The write cycle starts in SO. The processor drives ECS low, indicating the
of a write operation, OCS is driven low at the same time. During SO, the
beginning of an external cycle. When the cycle is the first external cycle
processor places a valid address on A0-A31 and valid function codes on
FC0-FC2. The function codes select the address space for the cycle. The
processor drives R/W low for a write cycle. SIZ0-SIZ1 become valid, in-
dicating the number of bytes to be transferred. CLOUT also becomes valid,
or in the appropriate TTx register.
indicating the state of the MMU CI bit in the address translation descriptor
\
LON6 WORD
S2
REA0
$4
x
x
\
k__/
~
/ - - - k
~
S0
k__/
$2
WRITE
MC68030 USER'S MANUAL
$4
~ ~
~
x
k_/
k_/
/ - - - - k
>.-.--<
SO
/ ~
$2
WRITE
$4
X
~_/
k__/
X
/-----k
/
/
/
>
~
SO
'
S2
READ WITH WAIT STATES -
Sw
\
MOTOROLA
Sw
\
/
I
< _
~
$4
F
/
/