MC68030RC40C Freescale Semiconductor, MC68030RC40C Datasheet - Page 249

no-image

MC68030RC40C

Manufacturer Part Number
MC68030RC40C
Description
IC MPU 32BIT ENHANCED 128-PGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68030RC40C

Processor Type
M680x0 32-Bit
Speed
40MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
128-PGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
40MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
5V
Operating Supply Voltage (max)
5.25V
Operating Supply Voltage (min)
4.75V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
128
Package Type
PGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68030RC40C
Manufacturer:
MOT
Quantity:
100
Part Number:
MC68030RC40C
Manufacturer:
MOT
Quantity:
100
Part Number:
MC68030RC40C
Manufacturer:
MOT
Quantity:
5 704
7
¸
SIZO-SIZt " ~
7-88
,co PC, ;EX
D S A C R I /
D O - D 3 1 >
AO. A 3' Z;X
STERM . J
C B A C ~ /
C B O E ~ ~ ' ~
c I O U ~ ,J
O B E ~
B E R ~ j /
HAL~
R/~ _._/
R E
~ - - - ~
C L K
/
the same relative to STERM and the clock as for a late bus error in a normal
synchronous
7-53. If BERR is asserted again, the MC68030 then takes an exception. The
read cycle for the second portion with CBREQ negated, as shown in Figure
MC68030 supports late bus errors during a burst fill operation; the timing is
SO SI
-S
Figure 7-53. L o n g - W o r d O p e r a n d Request - - BERR on Second Access
$2 Sw
Sw
cycle.
Sw Sw Sw Sw S3
\
CZE>
0,,
MC68030
VALUE OF A3TAO INCREMENTEO BY THE SYSTEM HAROWARE /
Sw Sw Sw Sw $4 $5
/
~,,_ DU.ST ADOR, E O _,.J~_ ,N,ER,A~ J~.
USER'S MANUAL
BUS ERROR ASSERTED
X
,00o
/
/
/
/
/
X Z r E X
~--EX..
/ "
/
PROCESSING
_
%../
SO $1
-X
(
\
$2 S3 Sw Sw Sw Sw $4
RERUN CYCLETO O,T =ST
3 BYTES OF OPERANO
~
A3:AO = 1000
MOTOROLA
\
\
$5

Related parts for MC68030RC40C