Z16C3516VSG Zilog, Z16C3516VSG Datasheet - Page 100

IC 16MHZ Z8500 CMOS ISCC 68-PLCC

Z16C3516VSG

Manufacturer Part Number
Z16C3516VSG
Description
IC 16MHZ Z8500 CMOS ISCC 68-PLCC
Manufacturer
Zilog
Series
IUSC™r
Datasheets

Specifications of Z16C3516VSG

Controller Type
Serial Communications Controller (SCC)
Interface
USB
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
50mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
68-LCC (J-Lead)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-4690-5
Z16C3516VSG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z16C3516VSG
Manufacturer:
INTEL
Quantity:
6 219
Part Number:
Z16C3516VSG
Manufacturer:
Zilog
Quantity:
10 000
Application Note
Interfacing Z80
PERIPHERAL INTERRUPT OPERATION
Understanding peripheral interrupt operation requires a
basic knowledge of the Interrupt Pending (IP) and Interrupt
Under Service (IUS) bits in relation to the daisy chain. Both
Z80 and Z8500 peripherals are designed in such a way
that no additional interrupts can be requested during an
Interrupt Acknowledge cycle. This allows that interrupt
daisy chain to settle, and ensures proper response of the
interrupting device.
The IP bit is set in the peripheral when CPU intervention is
required (such conditions as buffer empty, character
available, error detection, or status changes). The
Interrupt Acknowledge cycle does not necessarily reset
the IP bit. This bit is cleared by a software command to the
peripheral, or when the action that generated the interrupt
6-4
®
CPUs to the Z8500 Peripheral Family
Figure 3. Z8500 Interrupt State Diagram
is completed (i.e., reading a character, writing data,
resetting errors, or changing the status). When the
interrupt has been serviced, other interrupts can occur.
The
Acknowledge) for recognition of an Interrupt Acknowledge
cycle. This pin, used in conjunction with /RD, allows the
Z8500 peripheral to gate its interrupt vector onto the data
bus. An active /RD signal during an Interrupt Acknowledge
cycle performs two functions. First, it allows the highest
priority device requesting an interrupt to place its interrupt
vector on the data bus. Secondly, it sets the IUS bit in the
highest priority device to indicate that the device is
currently under service.
Z8500
peripherals
use
/INTACK
UM011001-0601
(Interrupt

Related parts for Z16C3516VSG