Z16C3516VSG Zilog, Z16C3516VSG Datasheet - Page 230

IC 16MHZ Z8500 CMOS ISCC 68-PLCC

Z16C3516VSG

Manufacturer Part Number
Z16C3516VSG
Description
IC 16MHZ Z8500 CMOS ISCC 68-PLCC
Manufacturer
Zilog
Series
IUSC™r
Datasheets

Specifications of Z16C3516VSG

Controller Type
Serial Communications Controller (SCC)
Interface
USB
Voltage - Supply
4.75 V ~ 5.25 V
Current - Supply
50mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
68-LCC (J-Lead)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-4690-5
Z16C3516VSG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
Z16C3516VSG
Manufacturer:
INTEL
Quantity:
6 219
Part Number:
Z16C3516VSG
Manufacturer:
Zilog
Quantity:
10 000
Application Note
Technical Considerations When Implementing LocalTalk Link Access Protocol
HARDWARE CONFIGURATION
As shown in Figure 2, the hardware used to implement this
LLAP driver consists of the Z80181 (an integration of the
Z80180 compatible MPU core with one channel of a
Z85C30 SCC, Z80 CTC, two 8-bit general-purpose parallel
ports and two chip select signals) operating at 10 MHz, a
3.6864 MHz clock source and an RS-422 line driver with
tri-state.
The SCC’s clocking scheme decouples the micro-
processor’s clock from the communication clock (Figure
3). The DPLL uses the /RTxC pin as its source. The /RTxC
also drives the Baud Rate Generator which divides its
input by sixteen. The resulting 230.4 kHz signal is then
14-4
230.4 kHz
3.6864 MHz
CLK/TRIG1
/RTxC
/TRxC
Figure 2. Driver Hardware Configuration
Decode
Logic
CTC
Addr
Z80181
Z80180
SCC/2
GLU
PIA2
PIA1
used as transmitter clock. This 230.4 kHz signal is also
used by one of the Z80181’s counter/timer trigger inputs
(Z80 CTC’s channel 1) which is used to count the number
of elapsed bit times. In counter mode, each active edge to
the CTC’s CLK/TRG1 input causes the downcounter of the
CTC to be decremented. The /TRxC pin is programmed as
BRG output and is connected to the CLK/TRG1 input
through an external wire.
The /RTS signal is used to tri-state RS-422 to allow other
node transmitters to drive the line. This signal is asserted
and deasserted through bit1 of the SCC’s Write Register 5.
PCLK = 10 MHz
/RTS
TxD
RxD
RS-422 Drivers
To Line
From Line
UM011001-0601

Related parts for Z16C3516VSG