UPD78F0034BGC-8BS-A Renesas Electronics America, UPD78F0034BGC-8BS-A Datasheet - Page 348

no-image

UPD78F0034BGC-8BS-A

Manufacturer Part Number
UPD78F0034BGC-8BS-A
Description
MCU 8-Bit 78K0 CISC 32KB Flash 2.5V/3.3V/5V 64-Pin LQFP
Manufacturer
Renesas Electronics America
Datasheet

Specifications of UPD78F0034BGC-8BS-A

Package
64LQFP
Family Name
78K0
Maximum Speed
12 MHz
Ram Size
1 KB
Program Memory Size
32 KB
Operating Supply Voltage
2.5|3.3|5 V
Data Bus Width
8 Bit
Program Memory Type
Flash
Number Of Programmable I/os
51
Interface Type
3-Wire/UART
On-chip Adc
8-chx10-bit
Operating Temperature
-40 to 85 °C
Number Of Timers
3

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F0034BGC-8BS-A
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
UPD78F0034BGC-8BS-A
Quantity:
9
Part Number:
UPD78F0034BGC-8BS-A(MS)
Manufacturer:
NEC
Quantity:
8 000
346
Remark Bit 1 (STT0) is 0 when read after data has been set.
Cautions concerning set timing
• For master reception:
• For master transmission: A start condition may not be generated normally during the ACK period.
• Cannot be set at the same time as SPT0
Condition for clearing (STT0 = 0)
• Cleared by loss in arbitration
• Cleared after start condition is generated by master
• Cleared by LREL0 = 1 (exit from communications)
• When IICE0 = 0 (operation stop)
• When RESET is input
STT0
device
CHAPTER 18 SERIAL INTERFACE IIC0 ( PD780024AY, 780034AY SUBSERIES ONLY)
0
1
Do not generate a start condition.
When bus is released (during STOP mode):
Generate a start condition (for starting as master). The SDA0 line is changed from high level to low
level and then the start condition is generated. Next, after the rated amount of time has elapsed,
SCL0 is changed to low level.
When bus is not used:
This trigger functions as a start condition reservation flag. When set, it releases the bus and then
automatically generates a start condition.
Wait status (during master mode):
Generate a restart condition after wait is released.
Figure 18-5. Format of IIC Control Register 0 (IICC0) (3/4)
Cannot be set during transfer. Can be set only in the waiting period when ACKE0
has been set to 0 and slave has been notified of final reception.
Therefore, set it during the waiting period.
User’s Manual U14046EJ5V0UD
Start condition trigger
Condition for setting (STT0 = 1)
• Set by instruction

Related parts for UPD78F0034BGC-8BS-A