AT89C5132 Atmel Corporation, AT89C5132 Datasheet - Page 104

• Manufacturer Part Number: AT89C5132
• Manufacturer: Atmel Corporation

Specifications of AT89C5132

• Flash (kbytes): 64 Kbytes
• Max. Operating Frequency: 20 MHz
• Cpu: 8051-12C
• Max I/o Pins: 44
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 1
• Uart: 1
• Adc Channels: 2
• Adc Resolution (bits): 10
• Adc Speed (ksps): 22.7
• Sram (kbytes): 2.25
• Self Program Memory: API
• Operating Voltage (vcc): 2.7 to 3.6
• Timers: 2
• Isp: UART/USB
• Watchdog: Yes

17. IDE/ATAPI Interface
17.1
104
Description
AT89C5132
The AT89C5132 provide an IDE/ATAPI interface allowing connection of devices such as CD-
ROM reader, CompactFlash cards, hard disk drive, etc. It consists of a 16-bit data transfer (read
or write) between the AT89C5132 and the IDE devices.
The IDE interface mode is enabled by setting the EXT16 bit in AUXR (see
As soon as this bit is set, all MOVX instructions read or write are done in a 16-bit mode compare
to the standard 8-bit mode. P0 carries the low order multiplexed address and data bus (A7:0,
D7:0) while P2 carries the high order multiplexed address and data bus (A15:8, D15:8). When
writing data in IDE mode, the ACC contains D7:0 data (as in 8-bit mode) while DAT16H register
(see Table 88) contains D15:8 data. When reading data in IDE mode, D7:0 data is returned in
ACC while D15:8 data is returned in DAT16H.
Figure 17-1 shows the IDE read bus cycle while Figure 17-2 shows the IDE write bus cycle. For
simplicity, these figures depict the bus cycle waveforms in idealized form and do not provide pre-
cise timing information. For IDE bus cycle timing parameters refer to the Section “AC
Characteristics”.
IDE cycle takes 6 CPU clock periods which is equivalent to 12 oscillator clock periods in stan-
dard mode or 6 oscillator clock periods in X2 mode. For further information on X2 mode, refer to
the Section “X2 Feature”, page 12.
Slow IDE devices can be accessed by stretching the read and write cycles. This is done using
the M0 bit in AUXR. Setting this bit changes the width of the RD and WR signals from 3 to 15
CPU clock periods.
Figure 17-1. IDE Read Waveforms
Notes:
1. RD signal may be stretched using M0 bit in AUXR register.
2. When executing MOVX @Ri instruction, P2 outputs SFR content.
3. When executing MOVX @DPTR instruction, if DPHDIS is set (Page Access Mode), P2 out-
CPU Clock
puts SFR content instead of DPH.
RD
ALE
P0
P2
(1)
P2
DPH or P2
DPL or Ri
(2),(3)
D15:8
D7:0
Table 14 on page
4173E–USB–09/07
P2
27).