AT89C5132 Atmel Corporation, AT89C5132 Datasheet - Page 58

• Manufacturer Part Number: AT89C5132
• Manufacturer: Atmel Corporation

Specifications of AT89C5132

• Flash (kbytes): 64 Kbytes
• Max. Operating Frequency: 20 MHz
• Cpu: 8051-12C
• Max I/o Pins: 44
• Usb Transceiver: 1
• Usb Speed: Full Speed
• Usb Interface: Device
• Spi: 1
• Uart: 1
• Adc Channels: 2
• Adc Resolution (bits): 10
• Adc Speed (ksps): 22.7
• Sram (kbytes): 2.25
• Self Program Memory: API
• Operating Voltage (vcc): 2.7 to 3.6
• Timers: 2
• Isp: UART/USB
• Watchdog: Yes

13.3
13.3.1
58
Watchdog Operation
AT89C5132
WDT Behavior During Idle and Power-down Modes
After reset, the WDT is disabled. The WDT is enabled by writing the sequence 1Eh and E1h into
the WDTRST register. As soon as it is enabled, there is no way except the chip reset to disable
it. If it is not cleared using the previous sequence, the WDT overflows and forces a chip reset.
This overflow generates a high level 96 oscillator periods pulse on the RST pin to globally reset
the application. (refer to Section “Power Management”, page 48)
The WDT time-out period can be adjusted using WTO2:0 Bits located in the WDTPRG register
accordingly to the formula shown in Figure 13-3. In this formula, WTOval represents the decimal
value of WTO2:0 Bits. Table 48 reports the time-out period depending on the WDT frequency.
Figure 13-3. WDT Time-Out Formula
Table 46. WDT Time-Out Computation
Notes:
Operation of the WDT during power reduction modes deserves special attention.
The WDT continues to count while the AT89C5132 are in Idle mode. This means that the user
must dedicate some internal or external hardware to service the WDT during Idle mode. One
approach is to use a peripheral Timer to generate an interrupt request when the Timer over-
flows. The interrupt service routine then clears the WDT, reloads the peripheral Timer for the
next service period and puts the AT89C5132 back into Idle mode.
The Power-down mode stops all phase clocks. This causes the WDT to stop counting and to
hold its count. The WDT resumes counting from where it left off if the Power-down mode is ter-
minated by INT0, INT1 or keyboard interrupt. To ensure that the WDT does not overflow shortly
after exiting the Power-down mode, it is recommended to clear the WDT just before entering
Power-down mode.
The WDT is cleared and disabled if the Power-down mode is terminated by a reset.
WTO2
0
0
0
0
1
1
1
1
1. These frequencies are achieved in X1 mode or in X2 mode when WTX2 = 1:
2. These frequencies are achieved in X2 mode when WTX2 = 0: F
WTO1
0
0
1
1
0
0
1
1
F
WDT
= F
WTO0
0
1
0
1
0
1
0
1
OSC
÷ 2.
6 MHz
131.07
262.14
524.29
16.38
32.77
65.54
1049
2097
(1)
8 MHz
196.56
786.24
12.28
24.57
49.14
98.28
393.1
1572
WDT
(1)
TO
=
6
10 MHz
157.29
314.57
629.15
⋅ (
19.66
39.32
78.64
1258
9.83
2
14
F
WDT
⋅
F
(1)
2
WDT
WTOval
(ms)
12 MHz
)
131.07
262.14
524.29
16.38
32.77
65.54
1049
8.19
(2)
WDT
= F
16 MHz
196.56
393.12
786.24
12.28
24.57
49.14
98.28
OSC
6.14
.
(2)
4173E–USB–09/07
20 MHz
157.29
314.57
629.15
19.66
39.32
78.64
4.92
9.83
(2)