mcf5407 Freescale Semiconductor, Inc, mcf5407 Datasheet - Page 533

no-image

mcf5407

Manufacturer Part Number
mcf5407
Description
Mcf5407 Coldfire Integrated Microprocessor User
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mcf5407AI162
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
mcf5407AI162
Manufacturer:
FREESCAL
Quantity:
132
Part Number:
mcf5407AI162
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5407AI162
Manufacturer:
ALTERA
0
Part Number:
mcf5407AI220
Manufacturer:
freescaie
Quantity:
6
Part Number:
mcf5407AI220
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mcf5407AI220
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
mcf5407AI220
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mcf5407AI220
Manufacturer:
NXP
Quantity:
25
Part Number:
mcf5407CAI162
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
H
L
L
M
I
Illegal instructions. A class of instructions that are not implemented for a
Implementation. A particular processor that conforms to the ColdFire
Imprecise mode. A memory access mode that allows write accesses to a
Instruction queue. A holding place for instructions fetched from the current
Instruction latency. The total number of clock cycles necessary to execute
Interrupt. An asynchronous exception. On ColdFire processors, interrupts
Invalid state. State of a cache entry that does not currently contain a valid
Least-significant bit (lsb). The bit of least value in an address, register, data
Least-significant byte (LSB). The byte of least value in an address, register,
Longword. A 32-bit data element
Master. A device able to initiate data transfers on a bus. Bus mastering refers
Memory coherency. An aspect of caching in which it is ensured that an
Modified state. Cache state in which only one caching device has the valid
particular processor. These include instructions not defined by the
ColdFire architecture.
architecture, but may differ from other architecture-compliant
implementations for example in design, feature set, and
implementation of optional features. The ColdFire architecture has
many different implementations.
specified memory region to occur out of order.
instruction stream.
an instruction and make the results of that instruction available.
are a special case of exceptions. See also asynchronous exception.
copy of a cache line from memory.
element, or instruction encoding.
data element, or instruction encoding.
to a feature supported by some bus architectures that allow a
controller connected to the bus to communicate directly with other
devices on the bus without going through the CPU.
accurate view of memory is provided to all devices that share system
memory.
data for that address.
Glossary of Terms and Abbreviations
Glossary-3

Related parts for mcf5407