peb22504 Infineon Technologies Corporation, peb22504 Datasheet - Page 68
peb22504
Manufacturer Part Number
peb22504
Description
Quad Line Interface Unit For E1dt1dj1 Quadliu
Manufacturer
Infineon Technologies Corporation
Datasheet
1.PEB22504.pdf
(128 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
peb22504H
Manufacturer:
infineon
Quantity:
2 300
Company:
Part Number:
peb22504HT
Manufacturer:
Infineon
Quantity:
7
Company:
Part Number:
peb22504HT
Manufacturer:
INF
Quantity:
5 510
Company:
Part Number:
peb22504HT
Manufacturer:
SUNLORD
Quantity:
5 510
Company:
Part Number:
peb22504HT V1.1
Manufacturer:
Infineon
Quantity:
784
Company:
Part Number:
peb22504HT-V11
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
peb22504HTV1.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
EPRM
XPRBS
IPRBS
SPRBS
Line Interface Mode 4 (Read/Write)
Addresses: 05
Value after reset: 00
LIM4
RPE
TPE
VIS
Data Sheet
RPE
7
H
, 25
Enable PRBS Monitor
0 =
1 =
0 =
1 =
Invert Pseudo-Random Bit Sequence PRBS
0 =
1 =
0 =
1 =
RCLK Positive Edge
0 =
1 =
Positive Sample Edge of TCLK
0 =
1 =
Masked Interrupts Visible
0 =
1 =
Transmit Pseudo-Random Bit Sequence (PRBS)
Select Pseudo-Random Bit Sequence Algorithm
H
TPE
H
, 45
The PRBS monitor is disabled.
The PRBS monitor is enabled.
Normal transmit operation
A “1” in this bit position enables transmission of a pseudo-
random bit sequence. Depending on bit SPRBS, the PRBS is
generated according to 2
The generated PRBS data is not inverted.
The PRBS data is inverted.
Pseudo-random bit sequence algorithm: 2
Pseudo-random bit sequence algorithm: 2
14 consecutive zeros restriction.
RDOP/N are output with the falling edge of the RCLK clock.
RDOP/N are output with the rising edge of the RCLK clock.
XDIP/N are latched with the falling edge of the TCLK clock.
XDIP/N are latched with the rising edge of the TCLK clock.
Masked interrupt status bits are not visible in registers ISR(0:1).
Masked interrupt status bits are visible in ISR(0:1), but they are
not visible in register CIS. Interrupt request pin INT stays
inactive.
H
, 65
VIS
H
SCI
68
DCF
15
-1 or 2
PC2
20
-1 (ITU-T O.151).
PC1
Register Description
15
20
-1
-1 with maximum
QuadLIU V1.1
PC0
0
PEB 22504
2001-02