peb22504 Infineon Technologies Corporation, peb22504 Datasheet - Page 90

no-image

peb22504

Manufacturer Part Number
peb22504
Description
Quad Line Interface Unit For E1dt1dj1 Quadliu
Manufacturer
Infineon Technologies Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
peb22504H
Manufacturer:
infineon
Quantity:
2 300
Part Number:
peb22504HT
Manufacturer:
Infineon
Quantity:
7
Part Number:
peb22504HT
Manufacturer:
INF
Quantity:
5 510
Part Number:
peb22504HT
Manufacturer:
SUNLORD
Quantity:
5 510
Part Number:
peb22504HT V1.1
Manufacturer:
Infineon
Quantity:
784
Part Number:
peb22504HT-V11
Manufacturer:
Infineon Technologies
Quantity:
10 000
Part Number:
peb22504HTV1.1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
PDEN
EXZD
RLS
PRBSS
Data Sheet
T1/J1 mode:
This bit is set when fewer than six zeros are detected within a time
interval of 3 ms received on RL1/2.
The bit is also set during alarm simulation, and reset if LIM0.SIM is
cleared and no alarm condition exists.
An interrupt status bit (ISR0.AIS) is set with the rising edge of this bit.
This bit indicates that the pulse-density of the received data stream
defined by ANSI T1.403 is violated. More than 15 consectuive zeros
or fewer than N ones are detected in each time window of 8
digit time slots with N taking on all values of 1 to 23.
The bit is cleared if the pulse-density fulfills the above requirement
within 23 received ones or automatically after a read access.
The bit is also set during alarm simulation.
Exzessive Zeros Detected
Significant only if exzessive zero detection is enabled by setting
LIM0.EXZE = 1. Detection is done according to ANSI T1.231
requirements.
The bit is set after detection of more than three (HDB3;E1), seven
(B8ZS ;T1/J1) or 15 (AMI;T1/J1) contiguous zeros in the received bit
stream. This bit is cleared when read.
Remote Loop Status
Any change of this bit causes an ISR0.LLBSC interrupt.
0 =
1 =
The current status of the PRBS synchronizer is indicated in this bit. It
is set if the synchronous state is reached, even in the presence of a
bit error rate less than or equal to 10
zeros with or without framing bits is also a valid pseudo-random bit
sequence. The bit is also set during alarm simulation.
Pulse-Density Violation
Pseudo-Random Binary Sequence Status
The remote loop is inactive. If enabled by bit LIM0.ARL, the
remote loop is switched off automatically upon detection of the
in-band loop deactivate code for at least 5 s, according to
ANSI T1. 403 requirements.
The remote loop is active (closed). If enabled by bit LIM0.ARL,
the remote loop is switched on automatically upon detection of
the in-band loop activate code for at least 5 s.
90
-1
. A data stream containing all
Register Description
QuadLIU V1.1
PEB 22504
2001-02
(N+1)

Related parts for peb22504