ia186em Innovasic Semiconductor Inc., ia186em Datasheet - Page 142

no-image

ia186em

Manufacturer Part Number
ia186em
Description
8-bit/16-bit Microcontrollers
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ia186em-PQF100I-R-03
Manufacturer:
INNOVASIC
Quantity:
3 590
Part Number:
ia186em-PQF100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
ia186em-PTQ100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
IA186EM/IA188EM
8-Bit/16-Bit Microcontrollers
9.
The following errata are associated with Version 03 of the IA186EM/IA188EM. A workaround
to the identified problem has been provided where possible.
9.1
Table 97 presents a summary of errata.
Table 97. Summary of Errata
9.2
Errata No. 1
Problem:
original AMD part and the Innovasic part.
Description:
interrupt, even if the new timer interrupt is of a higher priority. The Innovasic part will interrupt
a timer interrupt with a higher-priority timer interrupt. Additionally, if a lower-priority timer
interrupt is interrupted with a higher-priority timer interrupt and another incident of the lower-
priority interrupt occurs during the processing of the higher-priority interrupt, upon execution of
the EOI, a new lower-priority interrupt will be initiated, possibly orphaning the original lower-
priority timer interrupt.
Workaround:
global interrupts are enabled with a CLI, timer interrupts must be specifically masked. At the
Errata
No.
1
2
3
4
5
6
7
Errata
Errata Summary
Errata Detail
There is a difference in how priority of timer interrupts are asserted between the
original AMD part and the Innovasic part.
Lock up just after reset is released.
Intermittent startup.
Timer Operation in continuous mode.
DMA interrupt will not bring device out of halt state.
Does not clear the interrupt request bit for INT0 upon entering the ISR.
There is a difference in how hardware handshaking for UARTs during a bus hold
cycle is handled between the original AMD part and the Innovasic part.
There is a difference in how priority of timer interrupts are asserted between the
In the original AMD part, timer interrupts cannot be interrupted by another timer
When using nested interrupts, at the beginning of the interrupt routine before the
®
UNCONTROLLED WHEN PRINTED OR COPIED
Problem
Page 142 of 145
IA211050831-16
December 24, 2008
http://www.Innovasic.com
Customer Support:
Data Sheet
1-888-824-4184
Ver. 03
Exists
Exists
Exists
Exists
Exists
Exists
Exists

Related parts for ia186em