ia186em Innovasic Semiconductor Inc., ia186em Datasheet - Page 80

no-image

ia186em

Manufacturer Part Number
ia186em
Description
8-bit/16-bit Microcontrollers
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ia186em-PQF100I-R-03
Manufacturer:
INNOVASIC
Quantity:
3 590
Part Number:
ia186em-PQF100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
ia186em-PTQ100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
IA186EM/IA188EM
8-Bit/16-Bit Microcontrollers
The value of the PIOMODE1 register is 0000h at reset (see Table 48).
Table 48. PMODE1
5.1.27 T1CON (05eh) and T0CON (056h)
Timer 0 and Timer 1 Mode and CONtrol Registers. These registers control the operation of
Timer 0 and Timer 1, respectively. The value of the T0CON and T1CON registers is 0000h at
reset (see Table 49).
Table 49. Timer 0 and Timer 1 Mode and Control Registers
15
EN
15
14
INHn
Bits [15–0]—PMODE15–PMODE0 PIO Mode 0 Bits → For each bit, if the value is 1,
the pin is configured as an input. If 0, an output. The values of these bits correspond to
those in the PIO data registers and PIO Mode registers.
Bits [15–0]—PMODE31–PMODE16 PIO Mode 1 Bits → For each bit, if the value is 1,
the pin is configured as an input. If 0, an output. The values of these bits correspond to
those in the PIO data registers and PIO Mode registers.
Bit [15]—EN Enable Bit → The timer is enabled when the EN bit is 1. The timer count
is inhibited when the EN bit is 0. This bit is write-only and can only be written if the
INHn bit (Bit [14]) is set to 1 in the same operation.
Bit [14]—INHn Inhibit Bit → Gates the setting of the enable (EN) bit. This bit must be
set to 1 in the same write operation that sets the enable (EN) bit. Otherwise, the EN bit
will not be changed. This bit always reads 0.
Bit [13]—INT Interrupt Bit → An interrupt request is generated when the Count register
reaches its maximum, MC = 1, by setting the INT bit to 1. In dual maxcount mode, an
interrupt request is generated when the count register reaches the value in Maxcount A or
Maxcount B. No interrupt requests are generated if this bit is set to 0. If an interrupt
request is generated, and the enable bit is then cleared before the interrupt is serviced, the
interrupt request will remain.
Bit [12]—RIU Register in Use Bit → This bit is set to 1 when the Maxcount Register B is
used to compare to the timer-count value. It is 0 when the Maxcount Compare A register
is used.
14
13
INT
13
12
RIU
12
11
®
PMODE31–PMODE16
10
11
9
10
Reserved
8
9
7
UNCONTROLLED WHEN PRINTED OR COPIED
8
6
7
5
6
Page 80 of 145
IA211050831-16
4
MC
5
3
2
RTG
4
1
P
0
3
EXT
2
ALT
1
CONT
December 24, 2008
http://www.Innovasic.com
0
Customer Support:
Data Sheet
1-888-824-4184

Related parts for ia186em