ia186em Innovasic Semiconductor Inc., ia186em Datasheet - Page 53

no-image

ia186em

Manufacturer Part Number
ia186em
Description
8-bit/16-bit Microcontrollers
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ia186em-PQF100I-R-03
Manufacturer:
INNOVASIC
Quantity:
3 590
Part Number:
ia186em-PQF100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
ia186em-PTQ100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
IA186EM/IA188EM
8-Bit/16-Bit Microcontrollers
There are three sources of DMA requests for both DMA channels:
Each channel may be programmed to have a different priority either to resolve a simultaneous
DMA request or to interrupt a transfer on the other channel.
4.19
The PCB contains six registers for each DMA channel to control and specify the operation of the
channel (see Figure 10):
The number of DMA transfers required is designated in the DMA Transfer Count register and
may contain up to 64 Kbytes or words. It will end automatically. DMA channel function is
defined by the control registers. Like the other five registers, these may be changed at any time
(including during a DMA transfer) and are implemented immediately.
4.20
See
specify the following:
Section 5.1.8, D1CON (0dah) and D0CON
The channel request pin (drq1–drq0)
Timer 2
The system software.
DMA Operation
Two registers to store a 20-bit source address
Two registers to store a 20-bit destination address
One 16-bit transfer-count register
One 16-bit control register
DMA Channel Control Registers
Whether the data destination is in memory or I/O space (Bit [15])
Whether the destination address is incremented, decremented, or unchanged after each
transfer (Bits [14–13])
Whether the data source is in memory or I/O space (Bit [12])
Whether the source address is incremented, decremented, or unchanged after each
transfer (Bits [11–10])
Whether DMA transfers cease upon reaching a designated count (Bit [9])
Whether the last transfer generates an interrupt (Bit [8])
Synchronization mode (Bits [7–6])
®
UNCONTROLLED WHEN PRINTED OR COPIED
Page 53 of 145
IA211050831-16
(0cah). The DMA channel control registers
December 24, 2008
http://www.Innovasic.com
Customer Support:
Data Sheet
1-888-824-4184

Related parts for ia186em