ia186em Innovasic Semiconductor Inc., ia186em Datasheet - Page 90

• Manufacturer Part Number: ia186em
• Description: 8-bit/16-bit Microcontrollers
• Manufacturer: Innovasic Semiconductor Inc.

IA186EM/IA188EM
8-Bit/16-Bit Microcontrollers
5.1.43 REQST (02eh) (Slave Mode)
This is a read-only register and such a read results in the status of the interrupt request bits
presented to the interrupt controller. The status of these bits is available when this register is
read.
When an internal interrupt request (D1, D0, TMR2, TMR1, or TMR0) occurs, the respective bit
is set to 1. The internally generated interrupt acknowledge resets these bits. The REQST
register contains 0000h on reset (see Table 65).
Table 65. Interrupt Request Register (Slave Mode)
5.1.44 INSERV (02ch) (Master Mode)
IN-SERVice Register. The interrupt controller sets the bits in this register when the interrupt is
taken. Writing the corresponding interrupt type to the End-of-Interrupt (EOI) register clears each
of these bits.
When one of these bits is set, an interrupt request will not be generated by the microcontroller for
the respective source. This prevents an interrupt from interrupting itself if interrupts are enabled
in the ISR. This restriction is bypassed in Special Fully nested mode for the int0 and int1
sources. The INSERV register contains 0000h on reset (see Table 66).
15
14
Bit [0]—TMR Timer Interrupt Request → This is the timer interrupt state and is the
logical OR of the timer interrupt requests. Setting this bit to 1 indicates that the timer
control unit has a pending interrupt.
Bits [15–6]—Reserved.
Bit [5]—TMR2 Interrupt Requests → Setting this bit to 1 indicates that Timer 2 has a
pending interrupt.
Bit [4]—TMR1 Interrupt Requests → Setting this bit to 1 indicates that Timer 1 has a
pending interrupt.
Bits [3–2]—D1–D0 DMA Channel Interrupt Request → Setting either bit to 1 indicates
that the respective DMA channel has a pending interrupt.
Bit [1]—Reserved.
Bit [0]—TMR0 Timer Interrupt Request → Setting this bit to 1 indicates that Timer 0 has
a pending interrupt.
13
12
Reserved
11
®
10
9
8
7
UNCONTROLLED WHEN PRINTED OR COPIED
6
TMR2
5
Page 90 of 145
IA211050831-16
TMR1
4
D1–D0
3
2
Reserved
1
December 24, 2008
http://www.Innovasic.com
TMR0
0
Customer Support:
Data Sheet
1-888-824-4184