ia186em Innovasic Semiconductor Inc., ia186em Datasheet - Page 75

no-image

ia186em

Manufacturer Part Number
ia186em
Description
8-bit/16-bit Microcontrollers
Manufacturer
Innovasic Semiconductor Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ia186em-PQF100I-R-03
Manufacturer:
INNOVASIC
Quantity:
3 590
Part Number:
ia186em-PQF100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
Part Number:
ia186em-PTQ100I-R-03
Manufacturer:
Innovasic Semiconductor
Quantity:
10 000
IA186EM/IA188EM
8-Bit/16-Bit Microcontrollers
5.1.23 SPCT (080h)
Serial Port ConTrol Register. This register controls both transmit and receive parts of the serial
port. The value of the SPCT register is 0000h at reset (see Table 40).
Table 40. Serial Port Control Register
15 14 13 12
Reserved
Note: This bit should be reset by software.
Note: This bit should be reset by software.
Note: This bit should be reset by software.
Note: This bit should be reset by software.
Bit [5]—THRE Transmit Holding Register Empty → When this bit is 1, the
corresponding transmit holding register is ready to accept data. This is a read-only bit.
Bit [4]—RDR Receive Data Ready → When this bit is 1, the respective SPRD register
contains valid data. This is a read/write bit and can be reset only by reading the
corresponding receive register.
Bit [3]—BRKI Break Interrupt → This bit indicates that a break has been received when
this bit is set to 1 and causes a serial port interrupt request.
Bit [2]—FER Framing Error Detected → When the receiver samples the rxd line as low
when a stop bit is expected (line high) a framing error is generated setting this bit.
Bit [1]—PER Parity Error Detected → When a parity error is detected in either mode 1 or
3, this bit is set.
Bit [0]—OER Overrun Error Detected → When new data overwrites valid data in the
receive register (because it has not been read) an overrun error is detected setting this bit.
Bits [15–12]—Reserved → Set to 0.
Bit [11]—TXIE Transmitter Ready Interrupt Enable → This bit enables the generation of
an interrupt request whenever the transmit holding register is empty (THRE Bit [1]). The
respective port does not generate interrupts when this bit is 0. Interrupts continue to be
generated as long as THRE and the TXIE are 1.
TXIE RXIE LOOP BRK BRKVAL PMODE WLGN STP TMODE RSIE RMODE
11
®
10
9
8
UNCONTROLLED WHEN PRINTED OR COPIED
7
Page 75 of 145
IA211050831-16
6
5
4
3
2
December 24, 2008
http://www.Innovasic.com
Customer Support:
1
Data Sheet
1-888-824-4184
0

Related parts for ia186em