MT44K16M36 MICRON [Micron Technology], MT44K16M36 Datasheet - Page 17

no-image

MT44K16M36

Manufacturer Part Number
MT44K16M36
Description
576Mb: x18, x36 RLDRAM 3
Manufacturer
MICRON [Micron Technology]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT44K16M36PA-093:A
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT44K16M36PA-093E:A
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT44K16M36RB-083F:B
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT44K16M36RB-093 ES:A
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT44K16M36RB-093 IT:A
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT44K16M36RB-093:A
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT44K16M36RB-093:A
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT44K16M36RB-093E ES:A
Manufacturer:
MICRON/美光
Quantity:
20 000
Part Number:
MT44K16M36RB-093E IT ES:A
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT44K16M36RB-093E:B
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT44K16M36RB-107E IT:B
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT44K16M36RB-125:A
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Electrical Characteristics – I
Table 4: I
Notes 1–6 apply to the entire table
Description
Standby
current
Clock active
standby cur-
rent
Operational
current: BL2
Operational
current: BL4
Operational
current: BL8
Burst refresh
current
DD
Operating Conditions and Maximum Limits
Condition
t
toggling
CS# = 1; No commands; Bank ad-
dress incremented and half ad-
dress/data change once every four
clock cycles
BL = 2; Sequential bank access;
Bank transitions once every
Half address transitions once every
t
quence; Continuous data during
WRITE commands
BL = 4; Sequential bank access;
Bank transitions once every
Half address transitions once every
t
quence; Continuous data during
WRITE commands
BL = 8; Sequential bank access;
Bank transitions once every
Half address transitions once every
t
quence; Continuous data during
WRITE commands
Sixteen bank cyclic refresh using
Bank Address Control AREF proto-
col; Command bus remains in re-
fresh for all sixteen banks; DQs are
High-Z and at V
are at V
CK = idle; All banks idle; No inputs
RC; Read followed by write se-
RC; Read followed by write se-
RC; Read followed by write se-
DDQ
/2
DDQ
/2; Addresses
t
t
t
RC;
RC;
RC;
DD
Specifications
I
I
I
I
I
I
I
I
I
I
I
I
REF1
REF1
DD1
DD1
DD2
DD2
DD3
DD3
SB1
SB1
SB2
SB2
I
I
I
I
I
I
REF1
DD1
DD2
DD3
Symbol
SB1
SB2
(V
(V
(V
(V
(V
(V
(V
(V
(V
(V
(V
(V
(V
(V
DD
DD
DD
DD
(V
(V
(V
(V
DD
DD
DD
DD
DD
DD
DD
DD
EXT
EXT
EXT
EXT
EXT
EXT
) x18
) x36
) x18
) x36
) x18
) x36
) x18
) x36
) x18
) x36
) x18
) x36
)
)
)
)
)
)
-093E
1175
1185
1205
1215
1300
1550
1570
125
125
870
895
NA
30
30
35
35
35
80
-093
1115
1125
1145
1155
1220
1550
1570
125
125
870
895
NA
30
30
35
35
35
80
-107E
1100
1110
1130
1140
1200
1400
1420
125
125
815
835
NA
30
30
35
35
35
75
-107
1045
1055
1075
1080
1130
1400
1420
125
125
815
835
NA
30
30
35
35
35
75
-125E
1030
1230
1245
125
125
725
740
940
950
970
980
NA
30
30
35
35
35
70
-125
1000
1230
1245
125
125
725
740
915
925
945
950
NA
30
30
35
35
35
70
Units
mA
mA
mA
mA
mA
mA
Notes
7

Related parts for MT44K16M36