PEB20534H-10 SIEMENS [Siemens Semiconductor Group], PEB20534H-10 Datasheet - Page 13

• Manufacturer Part Number: PEB20534H-10
• Description: DMA Supported Serial Communication Controller with 4 Channels DSCC4
• Manufacturer: SIEMENS [Siemens Semiconductor Group]

Figure 82
Figure 83
Figure 84
Figure 85
Figure 86
Figure 87
Figure 88
Figure 89
Figure 90
Figure 91
Figure 92
Figure 93
Figure 94
Figure 95
Figure 96
Figure 97
Figure 98
Figure 99
Figure 100
Figure 101
Figure 102
Figure 103
Figure 104
Figure 105
Figure 106
Figure 107
Figure 108
Figure 109
Semiconductor Group
Block Diagram of Test Access Port and Boundary Scan Unit . . . . . . 399
Power-up and Power-down scenarios . . . . . . . . . . . . . . . . . . . . . . . . 409
Power-Failure scenarios . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 410
Input/Output Waveform for AC Tests. . . . . . . . . . . . . . . . . . . . . . . . . 414
PCI Output Timing Measurement Waveforms . . . . . . . . . . . . . . . . . . 414
PCI Input Timing Measurement Waveforms . . . . . . . . . . . . . . . . . . . 415
PCI Read Transaction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 416
PCI Write Transaction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 417
PCI Clock Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 419
Master Single READ Transaction followed by a Master Single WRITE
Transaction in De-multiplexed Bus Configuration . . . . . . . . . . . . . . . 421
Master Burst WRITE/READ Access in De-multiplexed
Bus Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 421
Synchronous LBI Read Cycle Timing Multiplexed Bus . . . . . . . . . . . 423
Synchronous LBI Write Cycle Timing Multiplexed Bus . . . . . . . . . . . 423
Synchronous LBI Read Cycle Timing De-multiplexed Bus . . . . . . . . 425
Synchronous LBI Write Cycle Timing De-multiplexed Bus . . . . . . . . 425
LRDY Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 427
LBI Arbitration Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 428
Clock Input Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 429
Receive Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 431
Transmit Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 433
Strobe Timing. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 435
Frame Synchronisation Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 436
High Speed Receive Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 437
High Speed Transmit Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 438
Reset Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 439
JTAG-Boundary Scan Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 440
SSC Interface Timing (Master) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 441
Package Outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 442
13
Data Sheet 09.98
PEB 20534