ADUC702 AD [Analog Devices], ADUC702 Datasheet - Page 53

• Manufacturer Part Number: ADUC702
• Description: Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
• Manufacturer: AD [Analog Devices]

Preliminary Technical Data
M = 1 and N = 0.019 x 2048 = 39
Baudrate = 9602 bps
Error = 0.02% compared to 1.92% with the normal baudrate
generator.
Bit
7
6
5
4
3
2
1-0
Baudrate
M
Name
DLAB
BRK
SP
EPS
PEN
STOP
WLS
+
2048
N
=
M
2
=
+
3
×
9600
2048
16
N
×
45
Description
Divisor latch access
Set by user to enable access to COMDIV0 and COMDIV1 registers
Cleared by user to disable access to COMDIV0 and COMDIV1 and enable access to COMRX and
COMTX
Set break.
Set by user to force SOUT to 0
Cleared to operate in normal mode
Stick parity
Set by user to force parity to defined values:
1 if EPS = 1 and PEN = 1
0 if EPS = 0 and PEN = 1
Even parity select bit
Set for even parity
Cleared for odd parity
Parity enable bit:
Set by user to transmit and check the parity bit
Cleared by user for no parity transmission or checking
Stop bit
Set by user to transmit 1.5 Stop bit if the Word Length is 5 bits or 2 Stop bits if the word length is 6, 7
or 8 bits. The receiver checks the first Stop bit only, regardless of the number of Stop bits selected
Cleared by user to generate 1 Stop bit in the transmitted data
Word length select:
00 = 5 bits
01 = 6 bits
10 = 7 bits
11 = 8 bits
45
×
18
=
.
2
.
088
. 1
088
×
3
019
×
2
16
MHz
×
MHz
1 (
×
Table 37: COMCON0 MMR Bit Descriptions
18
+
2048
×
39
2
)
Rev. PrB | Page 53 of 80
UART registers definition
The UART interface consists on 12 registers namely:
- COMTX: 8-bit transmit register
- COMRX: 8-bit receive register
- COMDIV0: divisor latch (low byte)
- COMDIV1: divisor latch (high byte)
- COMCON0: line control register
- COMSTA0: line status register
- COMIEN0: interrupt enable register
- COMIID0: interrupt identification register
- COMCON1: modem control register
- COMSTA1: modem status register
- COMDIV2: 16-bit fractional baud divide register
- COMSCR: 8-bit scratch register used for temporary storage.
COMTX, COMRX and COMDIV0 share the same address
location. COMTX and COMTX can be accessed when bit 7
in COMCON0 register is cleared. COMDIV0 can be accessed
when bit 7 of COMCON0 is set.
Also used in network addressable UART mode.
ADuC702x Series