ADUC702 AD [Analog Devices], ADUC702 Datasheet - Page 56

no-image

ADUC702

Manufacturer Part Number
ADUC702
Description
Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC7020BCPZ62
Manufacturer:
ADI
Quantity:
717
Part Number:
ADUC7020BCPZ62
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI
Quantity:
15
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI
Quantity:
1 500
Part Number:
ADUC7020BCPZ62I
Quantity:
2 000
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI
Quantity:
298
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC7020BCPZ62I-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC7021BCPZ62I
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC7022BCPZ32
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADUC7023BCBZ62I-R7
Quantity:
9 000
Company:
Part Number:
ADUC7023BCP6Z62I
Quantity:
10 000
ADuC702x Series
Network addressable UART mode
This mode allows connecting the MicroConverter on a 256-
node serial network, either as a hardware single-master or via
software in a multi-master network. Bit 7 of COMIEN1 (ENAM
bit) must be set to enable UART in network addressable mode.
Note that there is no parity check in this mode, the parity bit is
used for address.
Network addressable UART register definitions
Three additional register:
- COMSCR: 8-bit scratch register used for temporary storage.
Bit
7
6
5
4
3
2
1
0
Bit 3-1
Status bits
000
110
101
011
010
001
000
In network address mode, the least significant bit of the
Name
ENAM
E9BT
E9BR
ENI
E9BD
ETD
NABP
NAB
Bit 0
NINT
1
0
0
0
0
0
0
priority
2
3
1
2
3
4
Description
Network address mode Enable bit
set by user to enable network address mode
cleared by user to disable network address mode
9-bit transmit enable bit
Set by user to enable 9-bit transmit. ENAM must be set
Cleared by user to disable 9-bit transmit
9-bit receive enable bit
Set by user to enable 9-bit receive. ENAM must be set
Cleared by user to disable 9-bit receive
network interrupt Enable bit
Word length
Set for 9-bit data. E9BT has to be cleared.
Cleared for 8-bit data
Transmitter pin driver Enable bit
Set by user to enable SOUT pin as an output in slave mode or multi-master mode
Cleared by user, SOUT is three-state
Network address bit, interrupt polarity bit
Network address bit
Set by user to transmit the slave’s address
Cleared by user to transmit data
Definition
No interrupt
Matching network address
Address transmitted, buffer empty
Receive line status interrupt
Receive buffer full interrupt
Transmit buffer empty interrupt
Modem status interrupt
Table 44: COMIEN1 MMR Bit Descriptions
Table 45: COMIID1 MMR Bit Descriptions
Rev. PrB | Page 56 of 80
- COMIEN1: 8-bit network enable register.
- COMIID1: 8-bit network interrupt register. Bit 7 to 4 are
- COMADR: 8-bit read and write network address register.
scratch register is the transmitted network address control bit.
If set to 1, the device is transmitting an address. If cleared to
0, the device is transmitting data.
reserved. See Table 45.
Holds the address the network addressable UART checks for.
On receiving this address the device interrupts the processor
and/or sets the appropriate status bit in COMIID1.
COMIEN1, COMIID1 and COMADR are used only in
network addressable UART mode.
Preliminary Technical Data
Write data to COMTX or read COMIID0
Clearing operation
Read COMRX
Write data to COMTX or read COMIID0
Read COMSTA0
Read COMRX
Read COMSTA1 register

Related parts for ADUC702