ADUC702 AD [Analog Devices], ADUC702 Datasheet - Page 60

no-image

ADUC702

Manufacturer Part Number
ADUC702
Description
Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUC7020BCPZ62
Manufacturer:
ADI
Quantity:
717
Part Number:
ADUC7020BCPZ62
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI
Quantity:
15
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI
Quantity:
1 500
Part Number:
ADUC7020BCPZ62I
Quantity:
2 000
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI
Quantity:
298
Part Number:
ADUC7020BCPZ62I
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC7020BCPZ62I-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC7021BCPZ62I
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADUC7022BCPZ32
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
ADUC7023BCBZ62I-R7
Quantity:
9 000
Company:
Part Number:
ADUC7023BCP6Z62I
Quantity:
10 000
ADuC702x Series
3
2
1
0
Bit
7
6
5
4
3
2
1
0
Bit
7
6
5
General call enable bit
Set by user to address every device on the I
Cleared by user to operate in normal mode
Reserved
Master enable bit
Set by user to enable the master I
Cleared by user to disable the master I
Slave enable bit
Set by user to enable the slave I
I2C0ID1, I2C0ID2 and I2C0ID3. if the device address is recognised the part will participate in the slave transfer sequence
Cleared by user to disable the slave I
Description
Transmit FIFO flush
Set by user to flush the transmit FIFO
Cleared by user to operate in normal mode
Slave busy
Set automatically if the slave is busy
Cleared automatically
No ACK
Set if master asking for data and no data is available
Cleared automatically
Slave receive FIFO overflow
Set automatically if the slave receive FIFO is overflowing
Cleared automatically by reading I2C0SRX
Slave receive IRQ
Set after receiving data
Cleared automatically by reading the I2C0SRX register
Slave transmit IRQ
Set at the end of a transmission
Cleared automatically by writing to the I2C0STX register
Slave transmit FIFO underflow
Set automatically if the slave transmit FIFO is underflowing
Cleared automatically by writing to the I2C0STX register
Slave transmit FIFO empty
Set automatically if the slave transmit FIFO is empty
Cleared automatically by writing to the I2C0STX register
Description
Transmit FIFO flush
Set by user to flush the transmit FIFO
Cleared by user to operate in normal mode
Master busy
Set automatically if the master is busy
Cleared automatically
Arbitration loss
Set in multi-master mode if another master has the bus
Cleared when the bus becomes available
2
C channel. A slave transfer sequence will be monitored for the device address in I2C0ID0,
2
C channel
Table 50: I2C0MSTA MMR Bit Descriptions
Table 49: I2C0SSTA MMR Bit Descriptions
2
C channel
2
C channel
2
C bus
Rev. PrB | Page 60 of 80
Preliminary Technical Data

Related parts for ADUC702