S912XEQ384J3MALR Freescale Semiconductor, S912XEQ384J3MALR Datasheet - Page 235

no-image

S912XEQ384J3MALR

Manufacturer Part Number
S912XEQ384J3MALR
Description
S912XEQ Series 16 Bit 50 Mhz 384 KB Flash 24 KB Ram Microcontroller - LQFP-112
Manufacturer
Freescale Semiconductor
Datasheet
4.3.1.8
Read: Anytime
Write: Anytime
4.3.1.9
Read: Anytime
Write: Anytime
Freescale Semiconductor
Address: Module Base + 0x0008
Address: Module Base + 0x0009
LOW_ADDR[
LOW_ADDR[
Reset
Reset
18:11]
Field
Field
10:3]
Field
7–0
7–0
WP
7
W
W
R
R
WP
MPU Descriptor Register 2 (MPUDESC2)
MPU Descriptor Register 3 (MPUDESC3)
Memory range lower boundary address bits — The LOW_ADDR[18:11] bits represent bits [18:11] of the
global memory address that is used as the lower boundary for the described memory range.
Memory range lower boundary address bits — The LOW_ADDR[10:3] bits represent bits [10:3] of the global
memory address that is used as the lower boundary for the described memory range.
Write-Protect bit — The WP bit causes the described memory range to be treated as write-protected. If this
bit is set every attempt to write in the described memory range causes an access violation.
0
0
7
7
NEX
0
0
6
6
Figure 4-10. MPU Descriptor Register 2 (MPUDESC2)
Figure 4-11. MPU Descriptor Register 3 (MPUDESC3)
MC9S12XE-Family Reference Manual Rev. 1.24
Table 4-10. MPUDESC2 Field Descriptions
Table 4-11. MPUDESC3 Field Descriptions
Table 4-9. MPUDESC1 Field Descriptions
0
0
0
5
5
LOW_ADDR[10:3]
0
0
0
4
4
Description
Description
Description
0
1
3
3
Chapter 4 Memory Protection Unit (S12XMPUV1)
HIGH_ADDR[22:19]
0
1
2
2
0
1
1
1
0
1
0
0
235

Related parts for S912XEQ384J3MALR