S912XEQ384J3MALR Freescale Semiconductor, S912XEQ384J3MALR Datasheet - Page 490

no-image

S912XEQ384J3MALR

Manufacturer Part Number
S912XEQ384J3MALR
Description
S912XEQ Series 16 Bit 50 Mhz 384 KB Flash 24 KB Ram Microcontroller - LQFP-112
Manufacturer
Freescale Semiconductor
Datasheet
Chapter 11 S12XE Clocks and Reset Generator (S12XECRGV1)
The Sequence for clock quality check is shown in
1. A Clock Monitor Reset will always set the SCME bit to logical’1’.
490
POR
LVR
Remember that in parallel to additional actions caused by Self Clock Mode
or Clock Monitor Reset
check the OSCCLK signal.
The Clock Quality Checker enables the IPLL and the voltage regulator
(VREG) anytime a clock check has to be performed. An ongoing clock
quality check could also cause a running IPLL (f
during Pseudo Stop Mode.
CHECK WINDOW
CLOCK OK
OSC OK
ACTIVE?
NUM = 50
SCM
?
YES
NO
FSTWKP=1
SCME=1 &
NO
?
EXIT FULL STOP
NO
YES
Figure 11-18. Sequence for Clock Quality Check
CM FAIL
MC9S12XE-Family Reference Manual Rev. 1.24
YES
1
SWITCH TO OSCCLK
handling the clock quality checker continues to
NUM = NUM-1
NUM = 0
EXIT SCM
NUM > 0
?
YES
NOTE
NOTE
Figure
NO
CLOCK MONITOR RESET
11-18.
ENTER SCM
ENTER SCM
YES
SCM
) and an active VREG
SCME = 1
ACTIVE?
SCM
?
NO
YES
FSTWKP = 0
NO
YES
?
Freescale Semiconductor
NO
NUM = 0

Related parts for S912XEQ384J3MALR