C8051F360DK Silicon Laboratories Inc, C8051F360DK Datasheet - Page 5

• Manufacturer Part Number: C8051F360DK
• Description: KIT DEV FOR C8051F360 FAMILY
• Manufacturer: Silicon Laboratories Inc
• Type: MCUr

Specifications of C8051F360DK

• Contents: Evaluation Board, Power Supply, USB Cables, Adapter and Documentation
• Processor To Be Evaluated: C8051F36x
• Interface Type: USB
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With/related Products: C8051F360, F361, F362, F363, F364, F365, F366, F367, F368, F369
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 336-1410

14. Branch Target Cache ........................................................................................... 145
15. External Data Memory Interface and On-Chip XRAM........................................ 153
16. Oscillators ............................................................................................................. 169
17. Port Input/Output.................................................................................................. 183
18. SMBus ................................................................................................................... 202
13.4.Flash Read Timing ......................................................................................... 143
14.1.Cache and Prefetch Operation ....................................................................... 145
14.2.Cache and Prefetch Optimization................................................................... 146
15.1.Accessing XRAM............................................................................................ 153
15.2.Configuring the External Memory Interface .................................................... 154
15.3.Port Configuration........................................................................................... 154
15.4.Multiplexed and Non-multiplexed Selection.................................................... 157
15.5.Memory Mode Selection................................................................................. 159
15.6.Timing .......................................................................................................... 160
16.1.Programmable Internal High-Frequency (H-F) Oscillator ............................... 169
16.2.Programmable Internal Low-Frequency (L-F) Oscillator ................................ 171
16.3.External Oscillator Drive Circuit...................................................................... 173
16.4.System Clock Selection.................................................................................. 173
16.5.External Crystal Example ............................................................................... 176
16.6.External RC Example ..................................................................................... 177
16.7.External Capacitor Example ........................................................................... 177
16.8.Phase-Locked Loop (PLL).............................................................................. 178
17.1.Priority Crossbar Decoder .............................................................................. 185
17.2.Port I/O Initialization ....................................................................................... 187
17.3.General Purpose Port I/O ............................................................................... 190
18.1.Supporting Documents ................................................................................... 203
18.2.SMBus Configuration...................................................................................... 203
13.3.2.16.4.2 PSWE Maintenance .................................................................... 141
13.3.3.System Clock ......................................................................................... 141
15.1.1.16-Bit MOVX Example ........................................................................... 153
15.1.2.8-Bit MOVX Example ............................................................................. 153
15.4.1.Multiplexed Configuration....................................................................... 157
15.4.2.Non-multiplexed Configuration............................................................... 158
15.5.1.Internal XRAM Only ............................................................................... 159
15.5.2.Split Mode without Bank Select.............................................................. 159
15.5.3.Split Mode with Bank Select................................................................... 160
15.5.4.External Only.......................................................................................... 160
15.6.1.Non-multiplexed Mode ........................................................................... 162
15.6.2.Multiplexed Mode ................................................................................... 165
16.1.1. Internal Oscillator Suspend Mode ......................................................... 170
16.2.1.Calibrating the Internal L-F Oscillator..................................................... 172
16.8.1.PLL Input Clock and Pre-divider ............................................................ 178
16.8.2.PLL Multiplication and Output Clock ...................................................... 178
16.8.3.Powering on and Initializing the PLL ...................................................... 179
C8051F360/1/2/3/4/5/6/7/8/9
Rev. 1.0
5