MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 224

IC MPU 32BIT 140MHZ 225-MAPBGA

MCF5253CVM140

Manufacturer Part Number
MCF5253CVM140
Description
IC MPU 32BIT 140MHZ 225-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire V2
Device Core Size
32b
Frequency (max)
140MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2/3.3V
Operating Supply Voltage (max)
1.32/3.6V
Operating Supply Voltage (min)
1.08/3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
225
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MCF5253CVM140
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
IDE and Flash Media Interface
The
bits for each data line (16 CRC bits for the 1-bit bus, 64 CRC bits for the 4-bit bus). The number of
bits/bytes/longwords that need to be written to FLASHMEDIADATA1 corresponds with
DATABITCOUNT. The user needs to write dummy data instead of the CRC bits to
FLASHMEDIADATA1. The CRC value is calculated inside the Flash Media Interface, and the CRC bits
written to FLASHMEDIADATA1 are discarded. All words, except the first word, written to
FLASHMEDIADATA1 contain 32 bits of data. The first word contains the remainder. Data in the first
word must be left-justified.
To read the CRC status, the host must read the FLASHMEDIADATA1 data register once. The CRC status
is the three LSB’s of the value read.
During this sequence, the host must look for events on SHIFT_BUSY1 and INTERRUPT1. This is
accomplished by polling FLASHMEDIASTATUS or FLASHMEDIAINTSTATUS, or by waiting for
interrupts SHIFTBUSY1RISE, SHIFTBUSY1FALL, INTERRUPT1RISE, INTERRUPT1FALL.
To read/write data to/from FLASHMEDIADATA1, the host can poll FLASHMEDIAINTSTAT, wait for
interrupt, or use a DMA channel. In
by host). This is only the case if DRIVEDATAMASK was set during last write to FLASHMEDIACMD2.
Writing 0x3 to FLASHMEDIACMD1 must take place after SHIFTBUSY1 has gone high. One or more
write packets can be sent to the card using this timing diagram.
The DATABITCOUNT is the number of bits in the packet. This includes the CRC bits. There are 16 CRC
bits for the 1-bit bus, 64 CRC bits for the 4-bit bus (16 CRC bits for the 1-bit bus, 64 CRC bits for the 4-bit
bus). The number of bits/bytes/longwords that need to be read from FLASHMEDIADATA1 corresponds
with DATABITCOUNT.
The CRC can be read from FLASHMEDIADATA1, but the user does need to check the CRC in software.
This is done in hardware. The CRC can be checked via bit 0 in register FLASHMEDIASTATUS after
packet read. All words, except the first word read from FLASHMEDIADATA1 contain 32 bits of data.
The first word contains the remainder. Data in the first word is right-justified.
13-26
DATABITCOUNT
bitcounter1
shift_busy1
DATA lines
write
FLASHMEDIACMD1 =
0x40000 +
wideShiftMask
Note 1: For 4-bit wide bus, wideShiftMask is 0x400000, CRC length is 64 bits
Note 2: If read data packet followed by another read data packet (block read), set
Note 3: Host interface will stop SCLK_OUT clock when needed to prevent transmit underrun or receive overrun. (not shown)
readDataMask = 0x40000. If only one read data packet, set readDataMask = 0.
Z
For 1-bit wide bus, wideShiftMask = 0, CRC length is 16 bits.
is the number of bits in the packet. This includes the CRC bits. There are 16 CRC
Z
P P
write
FLASHMEDIACMD1 =
dataBitCount +
readDataMask +
wideShiftMask
P
S
Figure 13-26. Read Data from Card
Figure
MCF5253 Reference Manual, Rev. 1
Card driving bus
Data
13-26, the DATA lines default to a “P” state (strong ‘1’ driven
dataBitCount
read one or more
times from
FLASHMEDIADATA1
CRC
E
read
FLASHMEDIASTATUS
Extract bit CRCOK1
Freescale Semiconductor

Related parts for MCF5253CVM140