MCF5253CVM140 Freescale Semiconductor, MCF5253CVM140 Datasheet - Page 633

IC MPU 32BIT 140MHZ 225-MAPBGA

MCF5253CVM140

Manufacturer Part Number
MCF5253CVM140
Description
IC MPU 32BIT 140MHZ 225-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF525xr

Specifications of MCF5253CVM140

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
140MHz
Connectivity
CAN, EBI/EMI, I²C, QSPI, UART/USART, USB OTG
Peripherals
DMA, WDT
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.08 V ~ 1.32 V
Data Converters
A/D 6x12b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
225-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire V2
Device Core Size
32b
Frequency (max)
140MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
1.2/3.3V
Operating Supply Voltage (max)
1.32/3.6V
Operating Supply Voltage (min)
1.08/3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
225
Package Type
MA-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of I /o
-
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
300
Part Number:
MCF5253CVM140
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5253CVM140
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5253CVM140J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
25.5.9
The message buffer memory map starts at an offset of 0x80 from the FlexCAN’s base address 1 or CAN1:
0x2000). The 512-byte message buffer space is fully used by the 32 message buffer structures.
Each message buffer consists of a control and status field that configures the message buffer, an identifier
field for frame identification, and up to 8 bytes of data.
Freescale Semiconductor
Address MBAR2 0x1030 (IFLAG0)
BUFnI
Field
31–0
Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
W
R
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Buffer interrupt flag. Indicates a successful transmission/reception for the corresponding message buffer. If the
corresponding IMASKn bit is set, an interrupt request will be generated. The user must write a 1 to clear an interrupt
flag; writing 0 has no effect.
0 No such occurrence.
1 The corresponding buffer has successfully completed transmission or reception.
Message Buffer Structure
Table 25-10. FlexCAN Interrupt Flags (IFLAGn) Register Field Descriptions
Figure 25-11. FlexCAN Interrupt Flags (IFLAGn) Register
MCF5253 Reference Manual, Rev. 1
BUFnI, n=31–0
Description
w1c
9
8
7
Access: User read/write
6
5
4
FlexCAN Module
3
2
1
25-17
0

Related parts for MCF5253CVM140