WJLXT385LE.B1 Cortina Systems Inc, WJLXT385LE.B1 Datasheet - Page 41

no-image

WJLXT385LE.B1

Manufacturer Part Number
WJLXT385LE.B1
Description
Manufacturer
Cortina Systems Inc
Datasheet

Specifications of WJLXT385LE.B1

Lead Free Status / RoHS Status
Supplier Unconfirmed
Document Number: 249252
Revision Number: 006
Revision Date: 19-Jan-2006
Table 10. Line Interface Unit Signals (Sheet 2 of 3)
OE
RRING7
RRING6
RRING5
RRING4
RRING3
RRING2
RRING1
RRING0
RTIP7
RTIP6
RTIP5
RTIP4
RTIP3
RTIP2
RTIP1
RTIP0
TRING7
TRING6
TRING5
TRING4
TRING3
TRING2
TRING1
TRING0
1. AI: Analog Input. AO: Analog Output. DI: Digital Input. DI/O: Digital Bidirectional Port. DO: Digital Output.
Signal
Name
QFP
114
138
133
126
121
139
132
127
120
135
130
123
118
Pin
66
61
54
49
67
60
55
48
63
58
51
46
PBGA
M10
Ball
C10
E14
A10
P10
M8
M7
M5
B7
D7
D8
B8
N8
N7
A7
C7
C8
A8
P8
P7
A5
C5
P5
L8
L7
Signal
Type
AO
DI
AI
AI
Output Driver Enable Input.
Either the (hardware) OE pin or the OER register can be used to
place the transmitter TRING and TTIP outputs immediately into a
high-impedance mode. This supports redundancy applications
without external mechanical relays.
When the LXT385 ransceiver is in the:
NOTE: In Host Processor mode, the OE pin when set low
Receive Ring Input 7:0.
RRING (and RTIP) are differential line receiver inputs (see
Section 6.3.2, “Receiver Inputs” on page
The differential signal received at both RRING and RTIP provides
either RDATA, or RPOS/RNEG, depending on mode of operation
(unipolar or bipolar).
NOTE: In clock-recovery mode, the differential signal received at
Receive Tip Input 7:0.
For the RTIP description, see RRING (above).
Transmit Ring Output 7:0.
TRING (and TTIP) outputs are used to generate a differential
output on the line side of the transmitter transformer.
When the LXT385 ransceiver is in:
• Hardware mode and OE is connected:
• Host Processor mode, instead of the OE pin, you can write a
• Hardware mode, and either OE or TCLK is low, TTIP (and
• Host Processor mode, TRING and TTIP can be placed in a
Intel
• Low, OE is used to disable all transmit output drivers at one
• High, OE is used to enable transmitter output drivers.
1 to the OE bit of the OER register to place individual TRING
and TTIP outputs into high-impedance. (See
Chapter 8.0,
TRING) are placed in a high-impedance tristate.
high-impedance tristate on a port-by-port basis by writing a 1
to the OE bit in the Output Enable Register (OER). OE or
TCLK low also places TTIP/TRING into high-impedance. (For
more information, see
time, and to place TRING and TTIP outputs into high-
impedance. All other internal circuitry stays active.
overrides the OER register setting.
both RRING and RTIP also provides the recovery clock,
RCLK. For more information on clock recovery, see
Section 6.3.1, “Receiver
®
LXT385 Octal E1 S/H PCM Transceiver with JA
“Registers”.)
Signal Description
Table 43
Clocking”.
in
Chapter 8.0,
53).
Table 43
“Registers”.)
in
41

Related parts for WJLXT385LE.B1