mt48h8m16lf Micron Semiconductor Products, mt48h8m16lf Datasheet - Page 29

no-image

mt48h8m16lf

Manufacturer Part Number
mt48h8m16lf
Description
128mb 8 Meg X 16, 4 Meg X 32 Mobile Sdram
Manufacturer
Micron Semiconductor Products
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mt48h8m16lfB3-75 ES:J
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
mt48h8m16lfB3-75 IT:J
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
mt48h8m16lfB3-75:J
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
mt48h8m16lfB4-10
Manufacturer:
MICRON
Quantity:
11 200
Part Number:
mt48h8m16lfB4-10
Manufacturer:
MICRON
Quantity:
7 309
Part Number:
mt48h8m16lfB4-10
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48h8m16lfB4-6 IT:K
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48h8m16lfB4-6 IT:K TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48h8m16lfB4-6:K
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48h8m16lfB4-6:K TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
mt48h8m16lfB4-75 AT:J
Manufacturer:
MICRON
Quantity:
20 000
Company:
Part Number:
mt48h8m16lfB4-75AT:K
Quantity:
3 000
PDF: 09005aef832ff1ea / Source: 09005aef832ff1ac
sdr_mobile_sdram_cmd_op_timing_dia_fr5.08__4.fm - Rev. B 6/08 EN
10. READs or WRITEs listed in the Command (Action) column include READs or WRITEs with
11. Does not affect the state of the bank and acts as a NOP to that bank.
4. The following states must not be interrupted by a command issued to the same bank.
5. The following states must not be interrupted by any executable command; COMMAND
6. All states and sequences not shown are illegal or reserved.
7. Not bank-specific; requires that all banks are idle.
8. May or may not be bank specific; if all banks are to be precharged, all must be in a valid
9. This command is BURST TERMINATE when CKE is HIGH and DEEP POWER-DOWN when CKE
COMMAND INHIBIT or NOP commands, or supported commands to the other bank should
be issued on any clock edge occurring during these states. Supported commands to the
other bank are determined by its current state and Table 16, and according to Table 17 on
page 30.
INHIBIT or NOP commands must be applied on each positive clock edge during these states.
Refreshing:
Accessing mode
register:
Precharging all:
state for precharging.
is LOW.
auto precharge enabled and READs or WRITEs with auto precharge disabled.
Precharging:
Row activating:
Read w/auto-
precharge enabled:
Write w/auto-
precharge enabled:
Starts with registration of an AUTO REFRESH command and ends
when
banks idle state.
Starts with registration of a LOAD MODE REGISTER command and
ends when
SDRAM will be in the all banks idle state.
Starts with registration of a PRECHARGE ALL command and ends
when
Starts with registration of a PRECHARGE command and ends when
t
Starts with registration of an ACTIVE command and ends when
is met. After
Starts with registration of a READ command with auto precharge
enabled and ends when
will be in the idle state.
Starts with registration of a WRITE command with auto precharge
enabled and ends when
will be in the idle state.
RP is met. After
128Mb: 8 Meg x 16, 4 Meg x 32 Mobile SDRAM
29
t
t
RFC is met. After
RP is met. After
t
MRD has been met. After
t
RCD is met, the bank will be in the row active state.
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t
RP is met, the bank will be in the idle state.
t
RP is met, all banks will be in the idle state.
t
t
t
RP has been met. After
RFC is met, the SDRAM will be in the all
RP has been met. After
t
MRD is met, the Mobile
©2008 Micron Technology, Inc. All rights reserved.
t
t
RP is met, the bank
RP is met, the bank
Operations
Preliminary
t
RCD

Related parts for mt48h8m16lf