R5F2121AJFP#U0 Renesas Electronics America, R5F2121AJFP#U0 Datasheet - Page 56

MCU FLASH 96K 5K CMOS 48-LQFP

R5F2121AJFP#U0

Manufacturer Part Number
R5F2121AJFP#U0
Description
MCU FLASH 96K 5K CMOS 48-LQFP
Manufacturer
Renesas Electronics America
Series
R8C/2x/21r
Datasheet

Specifications of R5F2121AJFP#U0

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
POR, Voltage Detect, WDT
Number Of I /o
41
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Ram Size
5K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F2121AJFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
135
Company:
Part Number:
R5F2121AJFP#U0
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/20 Group, R8C/21 Group
Rev.2.00 Aug 27, 2008
REJ09B0250-0200
7.
There are 41 programmable Input/Output ports (I/O ports) P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5,
and P6. Also, P4_6 and P4_7 can be used as input-only ports if the XIN clock oscillation circuit is not used, and the
P4_2 can be used as an input-only port if the A/D converter is not used.
7.1
Table 7.1
NOTES:
Table 7.2
i = 0 to 4, 6, j = 0 to 7
NOTE:
P0 to P2, P6
P3_0, P3_1, P3_3 to
P3_5, P3_7
P4_3
P4_4, P4_5
P4_2
P4_6, P4_7
Reading
Writing
Operation When
The PDi_j (i = 0 to 4, 6, j = 0 to 7) bit in the PDi register controls I/O of the ports P0 to P2, P3_0, P3_1, P3_3 to
P3_5, P3_7, P4_3 to P4_5, and P6. The Pi register consists of a port latch to hold output data and a circuit to read
pin state.
Figures 7.1 to 7.7 show the Configurations of Programmable I/O Ports. Table 7.2 lists the Functions of
Programmable I/O Ports. Also, Figure 7.9 shows the PDi (i = 0 to 4 and 6) Registers. Figure 7.10 shows the Pi (i =
0 to 4 and 6) Registers, Figure 7.11 shows the Registers PUR0 and PUR1 and Figure 7.12 shows the PMR Register.
Programmable I/O Ports
1. In input mode, whether the internal pull-up resistor is connected or not can be selected by the PUR0
2. When the A/D converter is not used, these ports can be used as the input port only.
3. When the XIN clock oscillation circuit is not used, these ports can be used as the input port only.
1. Nothing is assigned to bits PD3_2, PD3_6, PD4_0 to PD4_2, PD4_6, and PD4_7.
Pi Register
Accessing
(2)
and PUR1 registers.
Functions of Programmable I/O Ports
Ports
(3)
Overview of Programmable I/O Ports
Functions of Programmable I/O Ports
Read pin input level
Write to the port latch
When PDi_j bit is set to 0 (input mode)
Page 38 of 458
I/O
I/O CMOS3 state
I/O CMOS3 state
I/O CMOS3 state
I/O CMOS3 state
I
(No output function)
Type of Output
Value of PDi_j Bit in PDi Register
Set every bit
Set every bit
Set every bit
Set every bit
None
Read the port latch
Write to the port latch. The value written in
the port latch, it is output from the pin.
I/O Setting
When PDi_j bit is set to 1 (output mode)
(1)
Internal Pull-Up Resister
Set every 4 bits
Set every 3 bits
Set every bit
Set every 2 bits
None
7. Programmable I/O Ports
(1)
(1)
(1)
(1)

Related parts for R5F2121AJFP#U0