ADUC7032BSTZ-8V-RL Analog Devices Inc, ADUC7032BSTZ-8V-RL Datasheet - Page 50

• Manufacturer Part Number: ADUC7032BSTZ-8V-RL
• Description: IC BATTERY SENSOR PREC 48-LQFP
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7032BSTZ-8V-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 20.48MHz
• Connectivity: LIN, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 9
• Program Memory Size: 96KB (96K x 8)
• Program Memory Type: FLASH
• Ram Size: 6K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 18 V
• Data Converters: A/D 2x16b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 48-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Other names: ADUC7032BSTZ-8V-RLCT

4
3
2
1
0
Preliminary Technical Data
NOTES
ADC Interrupt Mask Register :
Name :
Address :
Default Value :
Access :
Function :
1.
2.
3.
4.
5.
6.
7.
Current Channel ADC Comparator Threshold
This bit is only valid if the Current Channel ADC comparator is enabled via the ADCCFG MMR. This bit is set by hardware if the
absolute value of the I-ADC conversion result exceeds the value written in the ADC0TH MMR. If the ADC threshold counter is
used (ADC0TCL), this bit is only set once the specified number of I-ADC conversions equals the value in the ADC0THV MMR.
Current Channel ADC Over-Range Bit
If the Over-Range Detect function is enabled via the ADCCFG MMR, this bit is set by hardware if the I-ADC input is grossly
(>30% approx.) over-ranged. This bit is updated every 125usecs. Once set, t
ADCCFG[2] is cleared to disable the function, or the ADC gain is changed via the ADC0CON MMR.
Temperature Conversion Result Ready Bit
If the Temperature Channel ADC is enabled, this bit is set by hardware as soon as a valid temperature conversion result is
written in the temperature data register (ADC2DAT MMR)
This bit is cleared by reading either ADC2DAT or ADC0DAT.
Voltage Conversion Result Ready Bit
If the Voltage Channel ADC is enabled, this bit is set by hardware as soon as a valid voltage conversion result is written in the
voltage data register (ADC1DAT MMR)
This bit is cleared by reading either ADC1DAT or ADC0DAT.
Current Conversion Result Ready Bit
If the Current Channel ADC is enabled, this bit is set by hardware as soon as a valid current conversion result is written in the
current data register (ADC0DAT MMR)
This bit is cleared by reading ADC0DAT.
All bits defined in the top 8 MSBs (bits 8–15) of the MMR are used as flags only and will not generate interrupts
All bits defined in the lower 8 LSBs (bits 0-7) of this MMR are logic OR’ed to produce a single ADC interrupt to the MCU core.
In response to an ADC interrupt, user code should interrogate the ADCSTA MMR to determine the source of the interrupt.
Each ADC interrupt source can be individually masked via the ADCMSKI MMR described below
All ADC Result Ready bits are cleared by a read of the ADC0DAT MMR. If the Current Channel ADC is not enabled, all ADC
Result Ready bits are cleared by a read of the ADC1DAT or ADC2DAT MMRs.
To ensure that I-ADC, V-ADC and T-ADC conversion data are synchronous, user code should first read the
ADC2DAT/ADC1DAT MMRs and then ADC0DAT MMR.
New ADC conversion results will not be written to the ADCxDAT MMRs unless the respective ADC Result Ready bits are first
cleared. The only exception to this rule is data conversion result updates when the ARM core is powered down. In this
modes ADCxDAT registers will always contain the most recent ADC conversion result even though the Ready bits have not
been cleared.
ADCMSKI
0xFFFF0504
0x00
Read/Write
This register allows the ADC interrupt sources to be enabled individually. The bit positions in this register are the
same as the lower 8-bits in the ADCSTA MMR. If a bit is set by user code to a ‘1’ , the respective interrupt is enabled.
By default all bits are ‘0’ meaning all ADC interrupt sources are disabled.
Rev. PrD | Page 50 of 128
his bit can only be cleared by software when
ADuC7032