EP9312-CB Cirrus Logic Inc, EP9312-CB Datasheet - Page 796

System-on-Chip Processor

EP9312-CB

Manufacturer Part Number
EP9312-CB
Description
System-on-Chip Processor
Manufacturer
Cirrus Logic Inc
Series
EP9r
Datasheets

Specifications of EP9312-CB

Peak Reflow Compatible (260 C)
No
A/d Converter
12 Bits
Leaded Process Compatible
No
No. Of I/o Pins
65
Package / Case
352-BGA
Core Processor
ARM9
Core Size
16/32-Bit
Speed
200MHz
Connectivity
EBI/EMI, EIDE, Ethernet, I²C, IrDA, Keypad/Touchscreen, SPI, UART/USART, USB
Peripherals
AC'97, DMA, I&sup2:S, LCD, LED, MaverickKey, POR, PWM, WDT
Number Of I /o
16
Program Memory Type
ROMless
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
1.65 V ~ 3.6 V
Data Converters
A/D 8x12b
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Processor Series
EP93xx
Core
ARM920T
Data Bus Width
32 bit
3rd Party Development Tools
MDK-ARM, RL-ARM, ULINK2
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Program Memory Size
-
Lead Free Status / Rohs Status
No
Other names
598-1257

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP9312-CB
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
EP9312-CB
Manufacturer:
CIRRUS
Quantity:
20 000
Part Number:
EP9312-CBZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
28
28-6
GPIO Interface
EP93xx User’s Guide
28.1.4 GPIO Pin Map
All GPIO signals are mapped to device pins. The Syscon DeviceCfg register contains four
bits that control mapping of the GPIO Ports to device pins: GonK, EonIDE, GonIDE, and
HonIDE.
to EP93xx pins depending on these control signals.
1. GRLED is the Green LED pin.
2. RDLED is the Red LED pin.
3. EECLK is the EEPROM clock pin.
Table
1. GRLED is the Green LED pin.
2. RDLED is the Red LED pin.
3. EECLK is the EEPROM clock pin.
4. EEDAT is the EEPROM data pin.
EGPIO[13:8]
EGPIO[7:0]
EGPIO[15]
ROW[7:0]
COL[7:0]6
GRLED
RDLED
EECLK
EEDAT
Name
28-1,
Pin
Table 28-1. EP9301 and EP9302 GPIO Port to Pin Map
3
4
1
2
5
Table
EGPIO[15:8]
Pin Name
EGPIO[7:0]
Table 28-2. EP9307 GPIO Port to Pin Map
GRLED
RDLED
EECLK
EEDAT
28-2,
Copyright 2007 Cirrus Logic
2
3
4
1
Table
Function
ROW[7:0]
28-3, and
COL[7:0]
Default
Port E0
Port E1
Port G0
Port G1
Port A
Port B
Port B
Table 28-4
Default Function
Port G0
Port G1
Port E0
Port E1
Port A
Port B
show how the GPIO ports map
Function in
Port G0
Port G1
Port E0
Port E1
GonK
Mode
Port A
Port B
Port B
Port C
Port D
DS785UM1

Related parts for EP9312-CB