IP-CPRI Altera, IP-CPRI Datasheet - Page 100
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
IP-CPRI
Manufacturer Part Number
IP-CPRI
Description
IP CORE - Common Public Radio Interface (CPRI)
Manufacturer
Altera
Specifications of IP-CPRI
Software Application
IP CORE, Interface And Protocols, HIGH SPEED
Supported Families
Arria II GX, Cyclone IV GX, HardCopy IV, Stratix IV
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 100 of 150
- Download datasheet (3Mb)
5–14
Table 5–14. Extended Rx Status Signals
CPRI MegaCore Function User Guide
extended_rx_status_data
[11:0]
Extended Rx Status Signals
Signal
Table 5–14
report on the status of the CPRI receiver frame synchronization machine.
lists the signals on the extended Rx status interface. All of these signals
Output
Direction
[11]
[10:8]
[7]
[6]
[5]
[4:2]
[1:0]
Bits
cpri_rx_los: CPRI receiver LOS indication (active high). This
bit reflects the value in the rx_los field of the CPRI_INTR
register
cpri_rx_lcv: Current CPRI receiver 8B/10B line code violation
count in current clock cycle. This information enables CPRI link
debug when the control word does not appear or is malformed.
cpri_rx_hfn_state: When set, indicates that hyperframe
synchronization (HFN) has been achieved in CPRI receiver frame
synchronization.
cpri_rx_bfn_state: When set, indicates that basic frame
synchronization (BFN) has been achieved in CPRI receiver frame
synchronization.
cpri_rx_freq_alarm: Frequency alarm. When set, indicates a
frequency difference greater than four clock cycles between
cpri_clkout and the recovered received clock from the CPRI
receiver interface.
cpri_rx_cnt_sync: CPRI receiver frame synchronization state
machine state number. Tracks the number of the current state in
its state type. When the state machine is in state XACQ1, the
value of cpri_rx_cnt_sync is 0; when the state is XACQ2,
cpri_rx_cnt_sync has value 1; when the state is XSYNC1,
cpri_rx_cnt_sync has value 0; and so on. Refer to
Figure 4–10 on page
cpri_rx_state: Indicates the type of state of the CPRI receiver
frame synchronization state machine. The following values are
defined:
In the HFNSYNC2 state (cpri_rx_state has value 0x3 and
cpri_rx_cnt_sync has value 0x1), Rx synchronization has
been achieved, except for initialization of the hyperframe and
basic frame numbers. You must wait for
and
hyperframe number and basic frame number are initialized.
00 - LOS state
01 - XACQ state
10 - XSYNC state
11 - HFNSYNC state
cpri_rx_bfn_state to have value 1, indicating that the
(Table 6–4 on page
4–20.
Description
6–2).
May 2011 Altera Corporation
cpri_rx_hfn_state
Auxiliary Interface Signals
Chapter 5: Signals
Related parts for IP-CPRI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![IPTR-C2H-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE Renewal Of IPT-C2H-NIOS
Manufacturer:
Altera
Datasheet:
![IP-XAUIPCS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - XAUI PHY
Manufacturer:
Altera
Datasheet:
![IP-RLDRAMII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - RLDRAM II Controller
Manufacturer:
Altera
Datasheet:
![IP-SRAM/QDRII](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP CORE - QDRII SRAM Controller
Manufacturer:
Altera
Datasheet:
![IP-LINK](/images/no-image3.png)
Part Number:
Description:
MODULE, TX/RX, W/ PSU, IP-LINK
Manufacturer:
TOPCO SNT
Datasheet:
![I2C CONTROLLER IP CORE](/images/no-image3.png)
Part Number:
Description:
I2C Controller FPGA IP Core
Manufacturer:
SYSTEM LEVEL SOLUTIONS
![IP-10GETHERNET](/photos/24/19/241934/4696150_tmb.jpg)
Part Number:
Description:
IP CORE - 10 Gbps Ethernet MAC PCS PMA Reference Design
Manufacturer:
Altera
Datasheet:
![IP-NIOS](/images/manufacturer_photos/0/0/40/altera_tmb.jpg)
Part Number:
Description:
IP NIOS II MEGACORE
Manufacturer:
Altera
Datasheet: